Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Alistair Francis
| State =
Action Required
| Archived =
No
| 1139 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
demarchi
ms
bhundven
chbs
kengyu
kadlec
regit
jabk
laforge
laforge
tonyb
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
oohal
russellb
ptomsich
agraf
joestringer
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
davem
davem
davem
tagr
tagr
tagr
andmur01
amitay
matttbe
pabeni
istokes
tytso
aparcar
goliath
Ansuel
martineau
danielschwierzeck
maddy
mariosix
dcaratti
aserdean
ovsrobot
ovsrobot
mkorpershoek
XiaoYang
tpetazzoni
marex
khem
hs
liwang
mmichelson
danielhb
groug
apritzel
robimarko
pareddja
npiggin
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
0andriy
981213
narmstrong
monstr
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
vigneshr
juju
mraynal
chunkeey
stewart
stewart
horms
kabel
jacmet
akumar
arbab
rfried
kevery
ag
wsa
sjg
freenix
rsalvaterra
adrianschmutzler
hegdevasant
hegdevasant
jagan
Jaehoon
ehristev
bmeng
ivanhu
rmilecki
rmilecki
xypron
prom
metan
ukleinek
ukleinek
trini
rw
rw
apconole
wbx
pablo
pablo
legoater
legoater
legoater
abelloni
svanheule
chleroy
bjonglez
ynezz
sbabic
sbabic
xback
xback
richiejp
aik
dangole
dangole
pevik
next_ghost
forty
acer
Hauke
Hauke
echaudron
anuppatel
anuppatel
benh
rgrimm
segher
pratyush
passgat
jms
jms
jms
mans0n
ruscur
Andes
ymorin
linusw
linusw
xuyang
numans
festevam
jmberg
jk
jk
jk
jk
tambarus
conchuod
kubu
matthias_bgg
imaximets
apalos
spectrum
krzk
pbrobinson
strlen
strlen
stroese
dceara
cazzacarna
neocturne
aldot
TIENFONG
mpe
sfr
galak
arnout
ktraynor
nbd
nbd
robh
anguy11
paulus
calebccff
jm
Apply
«
1
2
...
8
9
10
…
11
12
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[PULL,42/54] target/riscv: handle mvendorid/marchid/mimpid for KVM CPUs
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,41/54] target/riscv: read marchid/mimpid in kvm_riscv_init_machine_ids()
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,40/54] target/riscv: use KVM scratch CPUs to init KVM properties
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,39/54] target/riscv/cpu.c: restrict 'marchid' value
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,38/54] target/riscv/cpu.c: restrict 'mimpid' value
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,37/54] target/riscv/cpu.c: restrict 'mvendorid' value
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,36/54] hw/riscv/virt.c: skip 'mmu-type' FDT if satp mode not set
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 3 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,35/54] target/riscv: skip features setup for KVM CPUs
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,34/54] hw/riscv: virt: Convert fdt_load_addr to uint64_t
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,33/54] riscv: Generate devicetree only after machine initialization is complete
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- 1 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,32/54] target/riscv KVM_RISCV_SET_TIMER macro is not configured correctly
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,31/54] target/riscv: Add disas support for BF16 extensions
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - - -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,30/54] target/riscv: Set the correct exception for implict G-stage translation fail
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,29/54] target/riscv: Expose properties for BF16 extensions
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,28/54] target/riscv: Add support for Zvfbfwma extension
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,27/54] target/riscv: Add support for Zvfbfmin extension
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,26/54] target/riscv: Add support for Zfbfmin extension
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,25/54] target/riscv: Add properties for BF16 extensions
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,24/54] linux-user/riscv: Add syscall riscv_hwprobe
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,23/54] hw/riscv/virt: Restrict ACLINT to TCG
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,22/54] target/riscv: Add RVV registers to log
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,21/54] target/riscv: Only build KVM guest with same wordsize as host
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,20/54] target/riscv: Only unify 'riscv32/64' -> 'riscv' for host cpu in meson
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,19/54] tests/qtest: sifive-e-aon-watchdog-test.c: Add QTest of watchdog of sifive_e
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
2 - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,18/54] hw/riscv: sifive_e: Support the watchdog timer of HiFive 1 rev b.
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 3 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,17/54] hw/misc: sifive_e_aon: Support the watchdog timer of HiFive 1 rev b.
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,16/54] tests/avocado: riscv: Enable 32-bit Spike OpenSBI boot testing
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,15/54] roms/opensbi: Upgrade from v1.2 to v1.3
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 1
-
-
-
2023-07-10
Alistair Francis
New
[PULL,14/54] target/riscv: update cur_pmbase/pmmask based on mode affected by MPRV
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,13/54] target/riscv: Add additional xlen for address when MPRV=1
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,12/54] target/riscv/cpu.c: fix veyron-v1 CPU properties
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- 1 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,11/54] target/riscv: Remove redundant assignment to SXL
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,10/54] target/riscv: Support MSTATUS.MPV/GVA only when RVH is enabled
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,09/54] target/riscv: Make MPV only work when MPP != PRV_M
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,08/54] disas/riscv: Add support for XThead* instructions
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - - -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,07/54] disas/riscv: Add support for XVentanaCondOps
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
1 - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,06/54] disas/riscv: Provide infrastructure for vendor extensions
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,05/54] disas/riscv: Encapsulate opcode_data into decode
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 1 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,04/54] disas/riscv: Make rv_op_illegal a shared enum value
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,03/54] disas/riscv: Move types/constants to new header file
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,02/54] target/riscv: Factor out extension tests to cpu_cfg.h
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 3 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
[PULL,01/54] target/riscv: Use xl instead of mxl for disassemble
- - 2 -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,00/54] riscv-to-apply queue
- - - -
-
-
-
2023-07-10
Alistair Francis
New
[PULL,60/60] hw/intc: If mmsiaddrcfgh.L == 1, smsiaddrcfg and smsiaddrcfgh are read-only.
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
1 - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,59/60] target/riscv: Smepmp: Return error when access permission not allowed in PMP
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- 1 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,58/60] target/riscv/vector_helper.c: Remove the check for extra tail elements
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- 1 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,57/60] target/riscv/vector_helper.c: clean up reference of MTYPE
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,56/60] target/riscv: Fix initialized value for cur_pmmask
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,55/60] util/log: Add vector registers to log
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,54/60] docs/system: riscv: Add pflash usage details
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,53/60] riscv/virt: Support using pflash via -blockdev option
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 1
-
-
-
2023-06-14
Alistair Francis
New
[PULL,52/60] hw/riscv: virt: Assume M-mode FW in pflash0 only when "-bios none"
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 1
-
-
-
2023-06-14
Alistair Francis
New
[PULL,51/60] target/riscv: Remove pc_succ_insn from DisasContext
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,50/60] target/riscv: Enable PC-relative translation
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,49/60] target/riscv: Use true diff for gen_pc_plus_diff
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,48/60] target/riscv: Change gen_set_pc_imm to gen_update_pc
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,47/60] target/riscv: Change gen_goto_tb to work on displacements
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,46/60] target/riscv: Introduce cur_insn_len into DisasContext
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,45/60] target/riscv: Fix target address to update badaddr
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,44/60] disas/riscv.c: Remove redundant parentheses
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
1 - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,43/60] disas/riscv.c: Fix lines with over 80 characters
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
1 - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,42/60] disas/riscv.c: Remove unused decomp_rv32/64 value for vector instructions
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
1 - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,41/60] disas/riscv.c: Support disas for Z*inx extensions
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,40/60] disas/riscv.c: Support disas for Zcm* extensions
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,39/60] target/riscv: Pass RISCVCPUConfig as target_info to disassemble_info
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,38/60] target/riscv: Split RISCVCPUConfig declarations from cpu.h into cpu_cfg.h
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,37/60] disas: Change type of disassemble_info.target_info to pointer
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,36/60] target/riscv: smstateen knobs
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,35/60] target/riscv: Reuse tb->flags.FS
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,34/60] target/riscv: smstateen check for fcsr
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,33/60] target/riscv: Update cur_pmmask/base when xl changes
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,32/60] target/riscv: Fix pointer mask transformation for vector address
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,31/60] hw/riscv: qemu crash when NUMA nodes exceed available CPUs
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 4 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,30/60] hw/riscv/opentitan: Correct OpenTitanState parent type/size
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- 1 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,29/60] hw/riscv/opentitan: Explicit machine type definition
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,28/60] hw/riscv/opentitan: Add TYPE_OPENTITAN_MACHINE definition
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,27/60] hw/riscv/opentitan: Declare QOM types using DEFINE_TYPES() macro
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,26/60] hw/riscv/opentitan: Rename machine_[class]_init() functions
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,25/60] target/riscv: Deny access if access is partially inside the PMP entry
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,24/60] target/riscv: Separate pmp_update_rule() in pmpcfg_csr_write
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,23/60] target/riscv: Flush TLB only when pmpcfg/pmpaddr really changes
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,22/60] target/riscv: Flush TLB when pmpaddr is updated
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,21/60] target/riscv: Update the next rule addr in pmpaddr_csr_write()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,20/60] target/riscv: Flush TLB when MMWP or MML bits are changed
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,19/60] target/riscv: Remove unused paramters in pmp_hart_has_privs_default()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,18/60] target/riscv: Make RLB/MML/MMWP bits writable only when Smepmp is enabled
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,17/60] target/riscv: Change the return type of pmp_hart_has_privs() to bool
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,16/60] target/riscv: Make the short cut really work in pmp_hart_has_privs
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,15/60] target/riscv: Move pmp_get_tlb_size apart from get_physical_address_pmp
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,14/60] target/riscv: Update pmp_get_tlb_size()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 2 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,13/60] target/riscv: rework write_misa()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,12/60] target/riscv/cpu.c: remove cfg setup from riscv_cpu_init()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 3 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,11/60] target/riscv/cpu.c: validate extensions before riscv_timer_init()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 3 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,10/60] target/riscv/cpu.c: add riscv_cpu_validate_misa_mxl()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 3 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,09/60] target/riscv/cpu.c: add priv_spec validate/disable_exts helpers
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 3 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,08/60] target/riscv: Update check for Zca/Zcf/Zcd
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,07/60] target/riscv: Mask the implicitly enabled extensions in isa_string based on priv versi…
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
1 - 1 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,06/60] target/riscv: add PRIV_VERSION_LATEST
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 4 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,05/60] target/riscv/cpu.c: remove set_priv_version()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 3 -
-
-
-
2023-06-14
Alistair Francis
New
[PULL,04/60] target/riscv/cpu.c: remove set_vext_version()
[PULL,01/60] target/riscv/vector_helper.c: skip set tail when vta is zero
- - 3 -
-
-
-
2023-06-14
Alistair Francis
New
«
1
2
...
8
9
10
…
11
12
»