From patchwork Tue Sep 5 11:49:57 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thomas Huth X-Patchwork-Id: 1829862 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=TJca4h7a; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=patchwork.ozlabs.org) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Rg3km3JGKz1yh1 for ; Tue, 5 Sep 2023 21:51:44 +1000 (AEST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qdUZq-00080Q-Q0; Tue, 05 Sep 2023 07:50:38 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZZ-0007w7-Np for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:24 -0400 Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZT-0001nY-NN for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:19 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1693914609; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=sSyAbdASItKiLzEyFP0xig3CFLMICEwBylgZh6905IY=; b=TJca4h7afEHyDTswqnxJ3SIJtAawulTcZbDxlEm8wWvMd+ZX+Y8R7FBS9SwF7pTu/UesL1 TPSc5/UR7WP+3R4fJeQjNal59fsM18yWC3HGPafhMve7JtJhgFzKPpsPatxh7W0t9ECQJh 37a2Pt6GEXRvARfNwWY5BXnGjx7Qaq8= Received: from mimecast-mx02.redhat.com (mimecast-mx02.redhat.com [66.187.233.88]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id us-mta-261-xWDooa2-OLODagXK3ufEEQ-1; Tue, 05 Sep 2023 07:50:06 -0400 X-MC-Unique: xWDooa2-OLODagXK3ufEEQ-1 Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.rdu2.redhat.com [10.11.54.1]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx02.redhat.com (Postfix) with ESMTPS id B2B768015AA; Tue, 5 Sep 2023 11:50:05 +0000 (UTC) Received: from thuth.com (unknown [10.39.193.241]) by smtp.corp.redhat.com (Postfix) with ESMTP id 1099C40C84A8; Tue, 5 Sep 2023 11:50:03 +0000 (UTC) From: Thomas Huth To: Peter Maydell Cc: qemu-s390x@nongnu.org, qemu-devel@nongnu.org, Richard Henderson , Ilya Leoshkevich , David Hildenbrand Subject: [risu PATCH v2 1/4] s390x: Add basic s390x support to the C code Date: Tue, 5 Sep 2023 13:49:57 +0200 Message-Id: <20230905115000.53587-2-thuth@redhat.com> In-Reply-To: <20230905115000.53587-1-thuth@redhat.com> References: <20230905115000.53587-1-thuth@redhat.com> MIME-Version: 1.0 X-Scanned-By: MIMEDefang 3.1 on 10.11.54.1 Received-SPF: pass client-ip=170.10.129.124; envelope-from=thuth@redhat.com; helo=us-smtp-delivery-124.mimecast.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org With these changes, it is now possible to compile the "risu" binary for s390x hosts. Acked-by: Ilya Leoshkevich Signed-off-by: Thomas Huth --- risu_reginfo_s390x.c | 140 +++++++++++++++++++++++++++++++++++++++++++ risu_reginfo_s390x.h | 23 +++++++ risu_s390x.c | 48 +++++++++++++++ test_s390x.S | 51 ++++++++++++++++ 4 files changed, 262 insertions(+) create mode 100644 risu_reginfo_s390x.c create mode 100644 risu_reginfo_s390x.h create mode 100644 risu_s390x.c create mode 100644 test_s390x.S diff --git a/risu_reginfo_s390x.c b/risu_reginfo_s390x.c new file mode 100644 index 0000000..1c6aa0c --- /dev/null +++ b/risu_reginfo_s390x.c @@ -0,0 +1,140 @@ +/****************************************************************************** + * Copyright 2023 Red Hat Inc. + * All rights reserved. This program and the accompanying materials + * are made available under the terms of the Eclipse Public License v1.0 + * which accompanies this distribution, and is available at + * http://www.eclipse.org/legal/epl-v10.html + * + * Contributors: + * Thomas Huth - initial implementation + *****************************************************************************/ + +#include +#include +#include +#include +#include +#include + +#include "risu.h" +#include "risu_reginfo_s390x.h" + + +const struct option * const arch_long_opts; +const char * const arch_extra_help; + +void process_arch_opt(int opt, const char *arg) +{ + abort(); +} + +void arch_init(void) +{ +} + +int reginfo_size(struct reginfo *ri) +{ + return sizeof(*ri); +} + +/* reginfo_init: initialize with a ucontext */ +void reginfo_init(struct reginfo *ri, ucontext_t *uc) +{ + int i; + + memset(ri, 0, sizeof(*ri)); + + ri->faulting_insn = *((uint32_t *) uc->uc_mcontext.psw.addr); + ri->psw_mask = uc->uc_mcontext.psw.mask; + ri->psw_addr = uc->uc_mcontext.psw.addr - image_start_address; + + for (i = 0; i < 16; i++) { + ri->gregs[i] = uc->uc_mcontext.gregs[i]; + } + + memcpy(&ri->fpregs, &uc->uc_mcontext.fpregs, sizeof(fpregset_t)); +} + +/* reginfo_is_eq: compare the reginfo structs, returns nonzero if equal */ +int reginfo_is_eq(struct reginfo *m, struct reginfo *a) +{ + int i; + + if (m->psw_mask != a->psw_mask || m->psw_addr != a->psw_addr) { + return 0; + } + + for (i = 0; i < 16; i++) { + if (m->gregs[i] != a->gregs[i]) { + return 0; + } + } + + if (memcmp(&m->fpregs, &a->fpregs, sizeof(fpregset_t))) { + return 0; + } + + return 1; +} + +/* reginfo_dump: print state to a stream, returns nonzero on success */ +int reginfo_dump(struct reginfo *ri, FILE * f) +{ + int i; + + fprintf(f, " faulting insn 0x%x\n", ri->faulting_insn); + fprintf(f, " PSW mask 0x%" PRIx64 "\n", ri->psw_mask); + fprintf(f, " PSW addr offs 0x%" PRIx64 "\n\n", ri->psw_addr); + + for (i = 0; i < 16/2; i++) { + fprintf(f, "\tr%d: %16lx\tr%02d: %16lx\n", i, ri->gregs[i], + i + 8, ri->gregs[i + 8]); + } + fprintf(f, "\n"); + + for (i = 0; i < 16/2; i++) { + fprintf(f, "\tf%d: %16lx\tf%02d: %16lx\n", + i, *(uint64_t *)&ri->fpregs.fprs[i], + i + 8, *(uint64_t *)&ri->fpregs.fprs[i + 8]); + } + fprintf(f, "\tFPC: %8x\n\n", ri->fpregs.fpc); + + return !ferror(f); +} + +int reginfo_dump_mismatch(struct reginfo *m, struct reginfo *a, FILE *f) +{ + int i; + + if (m->psw_mask != a->psw_mask) { + fprintf(f, "Mismatch: PSW mask master: [%016lx] - PSW mask apprentice: [%016lx]\n", + m->psw_mask, a->psw_mask); + } + + if (m->psw_addr != a->psw_addr) { + fprintf(f, "Mismatch: PSW addr offset master: [%016lx] - PSW addr offset apprentice: [%016lx]\n", + m->psw_addr, a->psw_addr); + } + + for (i = 0; i < 16; i++) { + if (m->gregs[i] != a->gregs[i]) { + fprintf(f, "Mismatch: r%d master: [%016lx] - r%d apprentice: [%016lx]\n", + i, m->gregs[i], i, a->gregs[i]); + } + } + + for (i = 0; i < 16; i++) { + if (*(uint64_t *)&m->fpregs.fprs[i] != *(uint64_t *)&a->fpregs.fprs[i]) { + fprintf(f, "Mismatch: f%d master: [%016lx] - f%d apprentice: [%016lx]\n", + i, *(uint64_t *)&m->fpregs.fprs[i], + i, *(uint64_t *)&a->fpregs.fprs[i]); + } + } + + if (m->fpregs.fpc != a->fpregs.fpc) { + fprintf(f, "Mismatch: FPC master: [%08x] - FPC apprentice: [%08x]\n", + m->fpregs.fpc, a->fpregs.fpc); + } + + return !ferror(f); +} diff --git a/risu_reginfo_s390x.h b/risu_reginfo_s390x.h new file mode 100644 index 0000000..b55a11d --- /dev/null +++ b/risu_reginfo_s390x.h @@ -0,0 +1,23 @@ +/****************************************************************************** + * Copyright 2023 Red Hat Inc. + * All rights reserved. This program and the accompanying materials + * are made available under the terms of the Eclipse Public License v1.0 + * which accompanies this distribution, and is available at + * http://www.eclipse.org/legal/epl-v10.html + * + * Contributors: + * Thomas Huth - initial implementation + *****************************************************************************/ + +#ifndef RISU_REGINFO_S390X_H +#define RISU_REGINFO_S390X_H + +struct reginfo { + uint32_t faulting_insn; + uint64_t psw_mask; + uint64_t psw_addr; + gregset_t gregs; + fpregset_t fpregs; +}; + +#endif /* RISU_REGINFO_S390X_H */ diff --git a/risu_s390x.c b/risu_s390x.c new file mode 100644 index 0000000..4a83869 --- /dev/null +++ b/risu_s390x.c @@ -0,0 +1,48 @@ +/****************************************************************************** + * Copyright 2023 Red Hat Inc. + * All rights reserved. This program and the accompanying materials + * are made available under the terms of the Eclipse Public License v1.0 + * which accompanies this distribution, and is available at + * http://www.eclipse.org/legal/epl-v10.html + * + * Contributors: + * Thomas Huth - initial implementation + *****************************************************************************/ + +#include + +#include "risu.h" + +void advance_pc(void *vuc) +{ + /* + * Note: The PSW address already points to the next instruction + * after we get a SIGILL, so we must not advance it here! + */ + // ucontext_t *uc = (ucontext_t *) vuc; + // uc->uc_mcontext.psw.addr += 4; +} + +void set_ucontext_paramreg(void *vuc, uint64_t value) +{ + ucontext_t *uc = vuc; + uc->uc_mcontext.gregs[0] = value; +} + +uint64_t get_reginfo_paramreg(struct reginfo *ri) +{ + return ri->gregs[0]; +} + +RisuOp get_risuop(struct reginfo *ri) +{ + uint32_t insn = ri->faulting_insn; + uint32_t op = insn & 0xff; + uint32_t key = insn & ~0xff; + return (key != 0x835a0f00) ? OP_SIGILL : op; +} + +uintptr_t get_pc(struct reginfo *ri) +{ + return ri->psw_addr; +} diff --git a/test_s390x.S b/test_s390x.S new file mode 100644 index 0000000..59f365f --- /dev/null +++ b/test_s390x.S @@ -0,0 +1,51 @@ +/***************************************************************************** + * Copyright 2023 Red Hat Inc. + * All rights reserved. This program and the accompanying materials + * are made available under the terms of the Eclipse Public License v1.0 + * which accompanies this distribution, and is available at + * http://www.eclipse.org/legal/epl-v10.html + * + * Contributors: + * Thomas Huth - initial implementation + *****************************************************************************/ + + /* Initialise the general purpose registers */ + lgfi %r0, 0 + lgfi %r1, 0x1111111 + lgfi %r2, 0x2222222 + lgfi %r3, 0x3333333 + lgfi %r4, 0x4444444 + lgfi %r5, 0x5555555 + lgfi %r6, 0x6666666 + lgfi %r7, 0x7777777 + lgfi %r8, 0x8888888 + lgfi %r9, 0x9999999 + lgfi %r10, 0xaaaaaaa + lgfi %r11, 0xbbbbbbb + lgfi %r12, 0xccccccc + lgfi %r13, 0xddddddd + lgfi %r14, 0xeeeeeee + lgfi %r15, 0xfffffff + + /* Initialize floating point registers */ + ldgr %f0,%r0 + ldgr %f1,%r1 + ldgr %f2,%r2 + ldgr %f3,%r3 + ldgr %f4,%r4 + ldgr %f5,%r5 + ldgr %f6,%r6 + ldgr %f7,%r7 + ldgr %f8,%r8 + ldgr %f9,%r9 + ldgr %f10,%r10 + ldgr %f11,%r11 + ldgr %f12,%r12 + ldgr %f13,%r13 + ldgr %f14,%r14 + ldgr %f15,%r15 + + /* do compare */ + .int 0x835a0f00 + /* exit test */ + .int 0x835a0f01 From patchwork Tue Sep 5 11:49:58 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thomas Huth X-Patchwork-Id: 1829861 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=OW/YIr1a; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=patchwork.ozlabs.org) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Rg3kh1dWvz1yh1 for ; Tue, 5 Sep 2023 21:51:40 +1000 (AEST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qdUZt-000813-E1; Tue, 05 Sep 2023 07:50:42 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZZ-0007wB-PS for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:25 -0400 Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZR-0001oM-VW for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:21 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1693914612; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=ozjnTxK+DXpLTwD7+WiSP6lSegSOY+VhK0WmKOaoBeo=; b=OW/YIr1aoAfp5eOH5lTNEOXE7AZCbx5vt0xY9Ew2y84PX1I3W1NW+/I3RFmjeHPV7EIQd4 TyC3Ai1J6vrYXEehhbxBXRVWpPIhj+n1oEiY3WLdKjUX9zVygCZc0zkLT9L/TJjKSWVLdQ Gk10X1P+X6+oGPAYGoABlMoYr/NwhDA= Received: from mimecast-mx02.redhat.com (mimecast-mx02.redhat.com [66.187.233.88]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id us-mta-53-BA7WBGAjOne1hzHmMsMhaA-1; Tue, 05 Sep 2023 07:50:07 -0400 X-MC-Unique: BA7WBGAjOne1hzHmMsMhaA-1 Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.rdu2.redhat.com [10.11.54.1]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx02.redhat.com (Postfix) with ESMTPS id 3B24610264F3; Tue, 5 Sep 2023 11:50:07 +0000 (UTC) Received: from thuth.com (unknown [10.39.193.241]) by smtp.corp.redhat.com (Postfix) with ESMTP id 017874043CCD; Tue, 5 Sep 2023 11:50:05 +0000 (UTC) From: Thomas Huth To: Peter Maydell Cc: qemu-s390x@nongnu.org, qemu-devel@nongnu.org, Richard Henderson , Ilya Leoshkevich , David Hildenbrand Subject: [risu PATCH v2 2/4] s390x: Add simple s390x.risu file Date: Tue, 5 Sep 2023 13:49:58 +0200 Message-Id: <20230905115000.53587-3-thuth@redhat.com> In-Reply-To: <20230905115000.53587-1-thuth@redhat.com> References: <20230905115000.53587-1-thuth@redhat.com> MIME-Version: 1.0 X-Scanned-By: MIMEDefang 3.1 on 10.11.54.1 Received-SPF: pass client-ip=170.10.129.124; envelope-from=thuth@redhat.com; helo=us-smtp-delivery-124.mimecast.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org This only adds a limited set of s390x instructions for initial testing. More instructions will be added later. Acked-by: Ilya Leoshkevich Signed-off-by: Thomas Huth --- s390x.risu | 48 ++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) create mode 100644 s390x.risu diff --git a/s390x.risu b/s390x.risu new file mode 100644 index 0000000..3ad7015 --- /dev/null +++ b/s390x.risu @@ -0,0 +1,48 @@ +############################################################################### +# Copyright 2023 Red Hat Inc. +# All rights reserved. This program and the accompanying materials +# are made available under the terms of the Eclipse Public License v1.0 +# which accompanies this distribution, and is available at +# http://www.eclipse.org/legal/epl-v10.html +# +# Contributors: +# Thomas Huth - initial implementation +############################################################################### + +.mode s390x + +# format:RR Add (register + register, 32 bit) +AR Z 00011010 r1:4 r2:4 + +# format:RRE Add (register + register, 64 bit) +AGR Z 10111001 00001000 00000000 r1:4 r2:4 + +# format:RRE Add (register + register, 32 bit to 64 bit) +AGFR Z 10111001 00011000 00000000 r1:4 r2:4 + +# format:RRF-a Add (three registers, 32 bit) +ARK STFLE45 10111001 11111000 r3:4 0000 r1:4 r2:4 + +# format:RRF-a Add (three registers, 64 bit) +AGRK STFLE45 10111001 11101000 r3:4 0000 r1:4 r2:4 + + +# format:RRE Add Halfword Immediate (32 bit) +AHI Z 10100111 r1:4 1010 i2:16 + +# format:RI Add Halfword Immediate (64 bit) +AGHI Z 10100111 r1:4 1011 i2:16 + + +# format:RR Add Logical (32 bit) +ALR Z 00011110 r1:4 r2:4 + +# format:RRE Add Logical (64 bit) +ALGR Z 10111001 00001010 00000000 r1:4 r2:4 + +# format:RRE Add Logical (32 bit to 64 bit) +ALGFR Z 10111001 00011010 00000000 r1:4 r2:4 + + +# format:RRF-c Population Count +POPCNT STFLE45 10111001 11100001 m3:4 0000 r1:4 r2:4 From patchwork Tue Sep 5 11:49:59 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thomas Huth X-Patchwork-Id: 1829863 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=HsaygAH8; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=patchwork.ozlabs.org) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Rg3kp31FJz1yh1 for ; Tue, 5 Sep 2023 21:51:46 +1000 (AEST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qdUZq-000801-K2; Tue, 05 Sep 2023 07:50:38 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZW-0007vp-1D for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:22 -0400 Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZR-0001o5-VK for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:16 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1693914611; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=kt1wncbBqmPq7NlgspXJMfxjtBCDrRPO4IcfJMnIOGU=; b=HsaygAH8FkHby1fVFpY0wQirJbpj6eZj5UtvZ03CXnche/PCGaRWevhqV43WXD8rUzrvZ7 338I+7tQ6e8TayC347fyqGzzw7QdFCPg0em9rLzZZk5H4m7Sd5V/AlQNI5jD+6JF5L7pim +ZS1C7rGO+nJisOrIuWt9LxLkYrGFXo= Received: from mimecast-mx02.redhat.com (mx-ext.redhat.com [66.187.233.73]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id us-mta-632-QU985TOcMLuLaauInvyn-Q-1; Tue, 05 Sep 2023 07:50:09 -0400 X-MC-Unique: QU985TOcMLuLaauInvyn-Q-1 Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.rdu2.redhat.com [10.11.54.1]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx02.redhat.com (Postfix) with ESMTPS id 3F3F61C08967; Tue, 5 Sep 2023 11:50:09 +0000 (UTC) Received: from thuth.com (unknown [10.39.193.241]) by smtp.corp.redhat.com (Postfix) with ESMTP id DDE1040CF8EA; Tue, 5 Sep 2023 11:50:07 +0000 (UTC) From: Thomas Huth To: Peter Maydell Cc: qemu-s390x@nongnu.org, qemu-devel@nongnu.org, Richard Henderson , Ilya Leoshkevich , David Hildenbrand Subject: [risu PATCH v2 3/4] s390x: Add basic risugen perl module for s390x Date: Tue, 5 Sep 2023 13:49:59 +0200 Message-Id: <20230905115000.53587-4-thuth@redhat.com> In-Reply-To: <20230905115000.53587-1-thuth@redhat.com> References: <20230905115000.53587-1-thuth@redhat.com> MIME-Version: 1.0 X-Scanned-By: MIMEDefang 3.1 on 10.11.54.1 Received-SPF: pass client-ip=170.10.133.124; envelope-from=thuth@redhat.com; helo=us-smtp-delivery-124.mimecast.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org This implements support for simple 16-bit and 32-bit instructions. Support for 48-bit instructions and support for load/store memory instructions is not implemented yet. Signed-off-by: Thomas Huth --- risugen_s390x.pm | 186 +++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 186 insertions(+) create mode 100644 risugen_s390x.pm diff --git a/risugen_s390x.pm b/risugen_s390x.pm new file mode 100644 index 0000000..f0d03c4 --- /dev/null +++ b/risugen_s390x.pm @@ -0,0 +1,186 @@ +#!/usr/bin/perl -w +############################################################################### +# Copyright 2023 Red Hat Inc. +# All rights reserved. This program and the accompanying materials +# are made available under the terms of the Eclipse Public License v1.0 +# which accompanies this distribution, and is available at +# http://www.eclipse.org/legal/epl-v10.html +# +# Contributors: +# Thomas Huth - initial implementation (based on risugen_ppc64.pm etc.) +############################################################################### + +# risugen -- generate a test binary file for use with risu +# See 'risugen --help' for usage information. +package risugen_s390x; + +use strict; +use warnings; + +use risugen_common; + +require Exporter; + +our @ISA = qw(Exporter); +our @EXPORT = qw(write_test_code); + +my $periodic_reg_random = 1; + +# Maximum alignment restriction permitted for a memory op. +my $MAXALIGN = 64; + +sub write_mov_ri($$$) +{ + my ($r, $imm_h, $imm_l) = @_; + + # LGFI + insn16(0xc0 << 8 | $r << 4 | 0x1); + insn32($imm_l); + # IIHF r,imm_high + insn16(0xc0 << 8 | $r << 4 | 0x8); + insn32($imm_h); +} + +sub write_mov_fp($$) +{ + my ($r, $imm) = @_; + + write_mov_ri(0, ~$imm, $imm); + # LDGR + insn32(0xb3c1 << 16 | $r << 4); +} + +sub write_random_regdata() +{ + # Floating point registers + for (my $i = 0; $i < 16; $i++) { + write_mov_fp($i, rand(0xffffffff)); + } + + # Load FPC (via r0) + write_mov_ri(0, 0, (rand(0xffffffff) & 0xfcfcff77)); + insn32(0xb3840000); + + # general purpose registers + for (my $i = 0; $i < 16; $i++) { + write_mov_ri($i, rand(0xffffffff), rand(0xffffffff)); + } +} + +my $OP_COMPARE = 0; # compare registers +my $OP_TESTEND = 1; # end of test, stop + +sub write_random_register_data() +{ + write_random_regdata(); + write_risuop($OP_COMPARE); +} + +sub gen_one_insn($$) +{ + # Given an instruction-details array, generate an instruction + my $constraintfailures = 0; + + INSN: while(1) { + my ($forcecond, $rec) = @_; + my $insn = int(rand(0xffffffff)); + my $insnname = $rec->{name}; + my $insnwidth = $rec->{width}; + my $fixedbits = $rec->{fixedbits}; + my $fixedbitmask = $rec->{fixedbitmask}; + my $constraint = $rec->{blocks}{"constraints"}; + my $memblock = $rec->{blocks}{"memory"}; + + $insn &= ~$fixedbitmask; + $insn |= $fixedbits; + + if (defined $constraint) { + # user-specified constraint: evaluate in an environment + # with variables set corresponding to the variable fields. + my $v = eval_with_fields($insnname, $insn, $rec, "constraints", $constraint); + if (!$v) { + $constraintfailures++; + if ($constraintfailures > 10000) { + print "10000 consecutive constraint failures for $insnname constraints string:\n$constraint\n"; + exit (1); + } + next INSN; + } + } + + # OK, we got a good one + $constraintfailures = 0; + + my $basereg; + + if (defined $memblock) { + die "memblock handling has not been implemented yet." + } + + if ($insnwidth == 16) { + insn16(($insn >> 16) & 0xffff); + } else { + insn32($insn); + } + + return; + } +} + +sub write_risuop($) +{ + my ($op) = @_; + insn32(0x835a0f00 | $op); +} + +sub write_test_code($) +{ + my ($params) = @_; + + my $condprob = $params->{ 'condprob' }; + my $numinsns = $params->{ 'numinsns' }; + my $outfile = $params->{ 'outfile' }; + + my %insn_details = %{ $params->{ 'details' } }; + my @keys = @{ $params->{ 'keys' } }; + + set_endian(1); + + open_bin($outfile); + + # convert from probability that insn will be conditional to + # probability of forcing insn to unconditional + $condprob = 1 - $condprob; + + # TODO better random number generator? + srand(0); + + print "Generating code using patterns: @keys...\n"; + progress_start(78, $numinsns); + + if (grep { defined($insn_details{$_}->{blocks}->{"memory"}) } @keys) { + write_memblock_setup(); + } + + # memblock setup doesn't clean its registers, so this must come afterwards. + write_random_register_data(); + + for my $i (1..$numinsns) { + my $insn_enc = $keys[int rand (@keys)]; + #dump_insn_details($insn_enc, $insn_details{$insn_enc}); + my $forcecond = (rand() < $condprob) ? 1 : 0; + gen_one_insn($forcecond, $insn_details{$insn_enc}); + write_risuop($OP_COMPARE); + # Rewrite the registers periodically. This avoids the tendency + # for the VFP registers to decay to NaNs and zeroes. + if ($periodic_reg_random && ($i % 100) == 0) { + write_random_register_data(); + } + progress_update($i); + } + write_risuop($OP_TESTEND); + progress_end(); + close_bin(); +} + +1; From patchwork Tue Sep 5 11:50:00 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Thomas Huth X-Patchwork-Id: 1829864 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=HWcijWc/; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=patchwork.ozlabs.org) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Rg3lF1yV5z1yh1 for ; Tue, 5 Sep 2023 21:52:09 +1000 (AEST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qdUZr-00080x-LX; Tue, 05 Sep 2023 07:50:39 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZZ-0007w6-Ma for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:24 -0400 Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qdUZT-0001od-Ly for qemu-devel@nongnu.org; Tue, 05 Sep 2023 07:50:18 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1693914614; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=E3+EVss63FxnaQjz2jzumJlXEwKyIyNdXSt4OgImTbw=; b=HWcijWc/NMJFP6eUVn6yGdPR9CaY8GqSeApbQsLTt13xkCDQZ7jB10/zYTbIz3jD2oyzFu +vKBdZ4hdU6xzfPSx0BGXdiLx1a2SwMpgzL9DPi8PiY+qfebWXaMEEp+ves/5+PWOXcLvC ra8FeHg71KRuDKdviERDRjDy1GsL3xk= Received: from mimecast-mx02.redhat.com (mimecast-mx02.redhat.com [66.187.233.88]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id us-mta-126-gAxQxsS_M0-7xjbP7QH-HA-1; Tue, 05 Sep 2023 07:50:12 -0400 X-MC-Unique: gAxQxsS_M0-7xjbP7QH-HA-1 Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.rdu2.redhat.com [10.11.54.1]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx02.redhat.com (Postfix) with ESMTPS id 02E49101A529; Tue, 5 Sep 2023 11:50:12 +0000 (UTC) Received: from thuth.com (unknown [10.39.193.241]) by smtp.corp.redhat.com (Postfix) with ESMTP id 806C840F2D26; Tue, 5 Sep 2023 11:50:09 +0000 (UTC) From: Thomas Huth To: Peter Maydell Cc: qemu-s390x@nongnu.org, qemu-devel@nongnu.org, Richard Henderson , Ilya Leoshkevich , David Hildenbrand Subject: [risu PATCH v2 4/4] s390x: Update the configure script for s390x support Date: Tue, 5 Sep 2023 13:50:00 +0200 Message-Id: <20230905115000.53587-5-thuth@redhat.com> In-Reply-To: <20230905115000.53587-1-thuth@redhat.com> References: <20230905115000.53587-1-thuth@redhat.com> MIME-Version: 1.0 X-Scanned-By: MIMEDefang 3.1 on 10.11.54.1 Received-SPF: pass client-ip=170.10.133.124; envelope-from=thuth@redhat.com; helo=us-smtp-delivery-124.mimecast.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Auto-detect s390x hosts and add s390x information to the help text. Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Thomas Huth --- configure | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/configure b/configure index ca2d7db..2f7c580 100755 --- a/configure +++ b/configure @@ -58,6 +58,8 @@ guess_arch() { ARCH="m68k" elif check_define __powerpc64__ ; then ARCH="ppc64" + elif check_define __s390x__ ; then + ARCH="s390x" else echo "This cpu is not supported by risu. Try -h. " >&2 exit 1 @@ -139,7 +141,7 @@ Some influential environment variables: prefixed with the given string. ARCH force target architecture instead of trying to detect it. - Valid values=[arm|aarch64|ppc64|ppc64le|m68k] + Valid values=[arm|aarch64|m68k|ppc64|ppc64le|s390x] CC C compiler command CFLAGS C compiler flags