From patchwork Tue Jul 18 13:11:44 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Rob Bradford X-Patchwork-Id: 1809253 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=rivosinc-com.20221208.gappssmtp.com header.i=@rivosinc-com.20221208.gappssmtp.com header.a=rsa-sha256 header.s=20221208 header.b=vz3W9JZ4; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4R4ztW3xNtz20Cs for ; Tue, 18 Jul 2023 23:14:09 +1000 (AEST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qLkWI-00029Z-Sc; Tue, 18 Jul 2023 09:13:38 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qLkWH-00029J-Ni for qemu-devel@nongnu.org; Tue, 18 Jul 2023 09:13:37 -0400 Received: from mail-wm1-x32b.google.com ([2a00:1450:4864:20::32b]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qLkWE-00064Z-R1 for qemu-devel@nongnu.org; Tue, 18 Jul 2023 09:13:37 -0400 Received: by mail-wm1-x32b.google.com with SMTP id 5b1f17b1804b1-3fbfcc6daa9so52763505e9.3 for ; Tue, 18 Jul 2023 06:13:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20221208.gappssmtp.com; s=20221208; t=1689686012; x=1692278012; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=XeGID/4mYA3iIotafZH3yaAZ5FNXSRriP/wZOkRTUJY=; b=vz3W9JZ4bja1pURg0N7QnYmZ97p7JOAFU9moEEUmPDDstLpTteqCQfkqtvPpHa2UPN TisqiBEkHfI1Sebb1uyYlCCufKFhBSNPlN3/lrp7MCyyjwUCsa2IxObBw3FLGU+m3kTx Yiv/GEN6VsS5NiEArvVUkuAgKfSKGIODdnlKlqgdQWW1Ah3LzD6VtjANgL14xNRPfINQ AGjow2YV7s4fwx4JCTZH9XP4DOTIJg/osu1hPQEuk8iV+txfCP2DSFmY/d6gFgH6ohPr Zb0mXYqQUrneLwGQBsFjThmpVZLzze9TqHxc5EgDrUChXwhPqkfRVyHDWgMJn9XfAZoi uCNg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1689686012; x=1692278012; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=XeGID/4mYA3iIotafZH3yaAZ5FNXSRriP/wZOkRTUJY=; b=SYOBpv2+I2LJZpG6/SblImflFCpWUUbEKp+utTx43THn2N6TVi+yLOSZLMKjpMaqi7 78vIol4jWcSPrmA1ikRE1YCpjQJ/HTozDGj1N6+95ViYqI9hqmRGdkIKcosbTNIdXe8W DxBw2eJHu7FFmH7epQ0KNgCe8V2JtHcE7Wk27ZMq4XaTz0ZNBWtcBSx418EA6FuYnSD4 bOGmH4I6cCyQeRX04nxTSvo5dLWl75BMBhlqDdOkJclSNMVS5B6z9omrv3crzRpwWv2Y RxoEp6rSmJejdNrPRwypDsgYoTOfXwpirEu0QF6jUhopqb6tZURXlwSN9mPV9FGoxn+T rR7Q== X-Gm-Message-State: ABy/qLYhMOxIVWmMTfwGlioIWXDLoPs3Gow7UQM+Jl8QKhY1xvWgagsI OL252eggkeTWjSga9bifu5f43Fz196t8o6QmY9U= X-Google-Smtp-Source: APBJJlFpsxTMctQ+y7DOv/Kumm7qQXeIKpoE8rAySiUhX0WTrurdgafu9tejxZaF1stkvDnpYiroZQ== X-Received: by 2002:a7b:c391:0:b0:3f4:a09f:1877 with SMTP id s17-20020a7bc391000000b003f4a09f1877mr1654809wmj.23.1689686012418; Tue, 18 Jul 2023 06:13:32 -0700 (PDT) Received: from rockhopper.ba.rivosinc.com (214.11.169.217.in-addr.arpa. [217.169.11.214]) by smtp.gmail.com with ESMTPSA id n5-20020a05600c294500b003fc16ee2864sm2099526wmd.48.2023.07.18.06.13.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Jul 2023 06:13:32 -0700 (PDT) From: Rob Bradford To: qemu-devel@nongnu.org Cc: qemu-riscv@nongnu.org, Rob Bradford , Palmer Dabbelt , Alistair Francis , Bin Meng , Weiwei Li , Daniel Henrique Barboza , Liu Zhiwei Subject: [PATCH v2] target/riscv: Fix LMUL check to use VLEN Date: Tue, 18 Jul 2023 14:11:44 +0100 Message-ID: <20230718131316.12283-2-rbradford@rivosinc.com> X-Mailer: git-send-email 2.41.0 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32b; envelope-from=rbradford@rivosinc.com; helo=mail-wm1-x32b.google.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org The previous check was failing with: VLEN=128 ELEN = 64 SEW = 16 and LMUL = 1/8 which is a valid combination. Fix the check to allow valid combinations when VLEN is a multiple of ELEN. From the specification: "In general, the requirement is to support LMUL ≥ SEWMIN/ELEN, where SEWMIN is the narrowest supported SEW value and ELEN is the widest supported SEW value. In the standard extensions, SEWMIN=8. For standard vector extensions with ELEN=32, fractional LMULs of 1/2 and 1/4 must be supported. For standard vector extensions with ELEN=64, fractional LMULs of 1/2, 1/4, and 1/8 must be supported." Elsewhere in the specification it makes clear that VLEN>=ELEN. From inspection this new check allows: VLEN=ELEN=64 1/2, 1/4, 1/8 for SEW >=8 VLEN=ELEN=32 1/2, 1/4 for SEW >=8 Fixes: d9b7609a1fb2 ("target/riscv: rvv-1.0: configure instructions") Signed-off-by: Rob Bradford Reviewed-by: Weiwei Li --- V2: Switch check to use VLEN and active SEW vs ELEN and minimum SEW --- target/riscv/vector_helper.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c index cfacf2ebba..4d06754826 100644 --- a/target/riscv/vector_helper.c +++ b/target/riscv/vector_helper.c @@ -43,9 +43,9 @@ target_ulong HELPER(vsetvl)(CPURISCVState *env, target_ulong s1, xlen - 1 - R_VTYPE_RESERVED_SHIFT); if (lmul & 4) { - /* Fractional LMUL. */ + /* Fractional LMUL - check LMUL * VLEN >= SEW */ if (lmul == 4 || - cpu->cfg.elen >> (8 - lmul) < sew) { + cpu->cfg.vlen >> (8 - lmul) < sew) { vill = true; } }