From patchwork Wed Feb 28 21:10:22 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Brijesh Singh X-Patchwork-Id: 879411 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=nongnu.org (client-ip=2001:4830:134:3::11; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=amd.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=amdcloud.onmicrosoft.com header.i=@amdcloud.onmicrosoft.com header.b="iAUVeeRQ"; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 3zs7vy2rkDz9s15 for ; Thu, 1 Mar 2018 08:28:13 +1100 (AEDT) Received: from localhost ([::1]:47049 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1er9Gk-0007Rr-Qi for incoming@patchwork.ozlabs.org; Wed, 28 Feb 2018 16:28:10 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:53606) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1er90T-0001UD-JU for qemu-devel@nongnu.org; Wed, 28 Feb 2018 16:11:24 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1er90P-00060X-Ar for qemu-devel@nongnu.org; Wed, 28 Feb 2018 16:11:21 -0500 Received: from mail-dm3nam03on0047.outbound.protection.outlook.com ([104.47.41.47]:38389 helo=NAM03-DM3-obe.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1er90O-0005yl-Vn for qemu-devel@nongnu.org; Wed, 28 Feb 2018 16:11:17 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amdcloud.onmicrosoft.com; s=selector1-amd-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=6l0oCROMoiKcmBxak6/sZRHdGAJJ+gZWy65rqbRKV2k=; b=iAUVeeRQkr5Ca9r6PTQxQp2DZ6CIMGrKud4wecirf19g3rGMKHPC75P79e6soVh5HwTb/KOhdgIAfZZcYussE63cmRyHVy2Xfh7mTeEbZYdW72eyrx/L/6ponAn7es851ifAqNrbHvCKvJEtD1WD5ieeb3qZK7cIciM/1PgbS6I= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=brijesh.singh@amd.com; Received: from wsp141597wss.amd.com (165.204.78.1) by DM2PR12MB0155.namprd12.prod.outlook.com (2a01:111:e400:50ce::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.527.15; Wed, 28 Feb 2018 21:11:14 +0000 From: Brijesh Singh To: qemu-devel@nongnu.org Date: Wed, 28 Feb 2018 15:10:22 -0600 Message-Id: <20180228211028.83970-23-brijesh.singh@amd.com> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180228211028.83970-1-brijesh.singh@amd.com> References: <20180228211028.83970-1-brijesh.singh@amd.com> MIME-Version: 1.0 X-Originating-IP: [165.204.78.1] X-ClientProxiedBy: DM5PR10CA0008.namprd10.prod.outlook.com (2603:10b6:4:2::18) To DM2PR12MB0155.namprd12.prod.outlook.com (2a01:111:e400:50ce::18) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: a951ad87-ac9b-4f29-86b4-08d57eefcd38 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652020)(4534165)(4627221)(201703031133081)(201702281549075)(48565401081)(5600026)(4604075)(2017052603307)(7153060)(7193020); SRVR:DM2PR12MB0155; X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0155; 3:LcEuepQydevZpwnuGc7tjIN2LK3zacNiExudALMPEifbZhP1WcobgmuwJf3JFdaKkasJWLlfn3jZiy2uHsht2Cn4mqcNe2eMsoXyz5Z4RtZ2kYZcH170vDnZSjRZAfkJmPCLQlhTWTd2EUeNBE+Zh8EIflfM3AL9vk/VMayndC9SwMYpvzi+03XA/pVO8jD0sDjZXvrx4k1HRSlx6dHWQ1R5txbLV1QMzj6VqB2jylVoFh7Hku63BmPwnKbOUWEH; 25:10XcsJpZdDSAziraYn+qJQrtW2Pa131hgen8lSeoRpERqcw8ju/WhRAfmP5ee9CogUV4nmaxMv6t7j5zDJJTzeAmnmmWP9gYHUsavakWEUs05Xv38r8eqm22hRT3WKnKMmcmDacGcDtmeIIxFTRigsIJG6yXU9Tlv82Z/gljfAu/maWadUUrNHCwitcy9dOVitcNXUWPbGTY9ElJfuHQ78YFJnSl/DLA16oSh9Idgap6NszP/PzW7kz2UejrQDxSjRxkON3+//2rMW4zHOu959j1UURCGRMqmfDmVnR7ITxXdvuCAU9Lslv7MjdVCVLTBkN3UkBXbV0Q7hmBHUbMKA==; 31:gtinQts7i4KnCwri08D7MKAQl2luUArQNLwtRKZ59nkrwJa+sWXFjKvkrDCCD2eibOY4q4mJHHVmqMnu33L/c/uCsT5GQOrEp0QN3Gkzm+wUg5ZN+KPtPjLT06gqf28/BqbGrBgTxJ0ry22HzHm5dE9YfyeMoy/T8n3R1z+Mcla5diy93dxRjwYMGn2V77W3En1Op0n/1SFqtx3seHGzTovL2UzFSJWCtw6RL+E60RM= X-MS-TrafficTypeDiagnostic: DM2PR12MB0155: X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0155; 20:VR2Nwr3OXIG4Dd5o3rQNH+DBVE4xEI+PFdNZjXyQeJaZdsXO1ILYZG5CWVSWUM5MU0J8GDyRbL1mqXwbsyc71oqPe/W/vH/NYzkqEhGlQxi/mC4lhKHPj1T4Cq/KllRuadYlUtVKFS1pZygNu/W9mXLbYl3auuzdNJZc+g44z+mY6TfjNWR910nQbFFDEM5XEvdv1H4+T60PV/WAm/LPdvpiIICZF1+cVkVHqNXyY+f/Fw7U+Lgoglg5/7RbgOO3Fodn4DsYIPwUSyD6nhy5UiN6jZ8RvOFwZDyg1s0dbgqKdFhi2VcotF9UpKoW6ptTpQSy2JBV30r981pjB74+ktdlB2PvyBYKeFXeI9KEzynAVX7uE7mGU1fnUt52iirR5Q1vHf+vxs5rjWP6XNHa9FPfECOnk/4PHwaCtX4xi31pHNk+B3L31K9m5uzerE5QSE1HJXKZw/DAAi1ezZFTQ0mkUam8j5qNYXsY9lZtz8HhTUMRzUWalsHsHv9yWcYZ; 4:Yr4ijZuzF9Q0EPN/pht9P7VG3z05Cp05yzfyQsMWOVy6TvwbSpkjHyNe69GwKrCwrSBEwPthRCQSYHAu13wXheMWearCT+zX7dEkzivOMZwSYOrvCVU0XaLCoQJVq2s4d0CmL0XWViSGIWzhfihiYXr64UQATiLEAKySA5tA4eHbCbwVQ7NHzE6240Na8wrprXJxMGTecL/wISr7vswyKfaJ9h/rmn1ppborugqC45Ca317QEqfJ5AcyN3LSNuUfUg2tQIa/teNLSaQ0sEPBuk39bC6gL5OcXdxHGG/wp0EC1ickRzQAx/eROWU8kI9y X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(767451399110); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040501)(2401047)(8121501046)(5005006)(3231220)(944501219)(52105095)(3002001)(93006095)(93001095)(10201501046)(6055026)(6041288)(20161123560045)(20161123564045)(20161123562045)(20161123558120)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(6072148)(201708071742011); SRVR:DM2PR12MB0155; BCL:0; PCL:0; RULEID:; SRVR:DM2PR12MB0155; X-Forefront-PRVS: 0597911EE1 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(1496009)(39860400002)(39380400002)(396003)(346002)(366004)(376002)(189003)(199004)(6486002)(6116002)(1076002)(2351001)(36756003)(16526019)(16586007)(54906003)(53416004)(26005)(53936002)(66066001)(186003)(47776003)(2361001)(478600001)(8666007)(316002)(81166006)(50226002)(8676002)(8936002)(386003)(106356001)(97736004)(5660300001)(2950100002)(6666003)(305945005)(4326008)(76176011)(7736002)(39060400002)(8656006)(105586002)(68736007)(50466002)(575784001)(7696005)(51416003)(25786009)(48376002)(52116002)(3846002)(2906002)(86362001)(81156014)(7416002)(6916009); DIR:OUT; SFP:1101; SCL:1; SRVR:DM2PR12MB0155; H:wsp141597wss.amd.com; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:1; LANG:en; Received-SPF: None (protection.outlook.com: amd.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM2PR12MB0155; 23:6uyx71gsHjm7UA3EYZ8Da1D6tZW3FbRLWxONrZC1i?= wfaEbFxCDBhszWUdzv7DC2TJ6s04D0vOADwjiFJ4ZA07UqU8LDZUvNbrcNfUoFSP04kE+ZpxCkbm7Y63CbX1YnMkZ/eMc2ETNx8zNUE92T7J/Uxw4RgfOio24H8XSPK2Fy1IarkvPP92pWil0xsZVfvS9CE8q3KMnav0LvNk84l0FUd9XNDHfNb9Bd4bqHysoXYEs+2rrG3jdQ06D5EacrcTylRM4e2D/LBabTh971r/GAc1Z8Zcm6xZhIkkvUG3klDwuMWdWDwP9t00B328JL8OipPkWq3RMUxqFdoz6ZZTNt9M+R8N2XoVnWSSpRHGTHbd/ufj19DUFZylzwzPKHbhERZInW1HHM4RUPfVgg2jzsEHynW6buJf1X3lfYBJ7MREDovghlmTVtAU5snbipVMQTeNW8nLNePxjW+yi3gsd/YTY8lHpepw6hZBq82cX0f9lngDwXIfUQS5S+GmjDPEJTcjsxwWRojpngn7UrgJ++MthpqPCEFrFxQsnOC1tknfFRYZ5DyhZ0rqxPZ77f/V2Uyt/nRfwq/e9jromkdE2xTHDJlDjnZnOwZ3Obb5i4hlQM/OpoDXfCc1NWU6Qd4FbBuF9c30hT8h1MYKC1WhXYcy6gHOdDcWu3NVkeMTOYue8ewIm9GRU5p4WPxihREJRkONNLBep2TlQ/6N5vje9/XQd16Jf/aQFrDF2cKBZb9YZdXOLwPOOTkPDP1zRXCfRZ2pCPKehVMbfYT+BwLJvCRTWEVtV9C85ASoD7AzGjNwtbi43cey0XsXJ0pDlYJuaNhdEK0sN0h7BbXBhRUaVNweAoRWDV3v5N1/i9L3RZSPnugIdmOSxglkDf8+a+nyK2Op2DRs5Yq+l/FmYMF4QLgxtg3BYQPE+D2a+Js10bGIKgpCJMKD+E+CzkabgtPpYcWJLIG6ZBpB2lSgVKsMS0H8dmLGJAu2I+3KXQ7GNCJIlRBnNDb2JAekKVfYXXNWgbLJd9I6mfE6JtLJZxHXPtnRnPn+F7GJ4+lWF2WIM4EgdXjtukVx1OwCepqSXwR9pRyfC/2dp7m9GmNyuH49BS08mp3mmLDdwIYwUWmB1xU1XBv3mIRE9zbmZlweLmm7dMRNuQcvBuBp7y721eClAi70qXSsLpSt8qCFQznuXoC2RBjp0sO4KBBZS8wSEUD0WZhUYYH6rY/l5Oemc1iNXmSHqASicHoAutP+AN1rYSFT0iE6X3FZVWiDYRpEU2h5l+V6Wn2pKsHCpewJfe03tgfaAmhpH+d36XTm1Ya3bY= X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0155; 6:b4sAFzYJV7gZYbntAacvkzxSW/b4KCBzPnWFqPB51WFwrBvAE2njfocuzAlbiny3ZYS5/3UclBmWf8dytgaJFhL30PdkblP71ObGI/L6uvKRmoQLtyLzACWQUXO3F/KSgSJK0hlv6JKKDhulOuho3fSHGU3QsFjPJcVy69W2Dyts4GDMLMqaTsJKAJScI9tkmZ0lznGJqc8v947LlUDQ0eeFIBcqxVRzdjPbRfvoXRRFoL2m21yf3TQOvlxp4g2LJYbzl7ZWU+Zro+DVLg0X0glqMdzS+D3YFCzBj0un826QlzK5IK/CeTeL5VuJ5yRKwe5Sm9Oq6d7LhVaTQxpPvRLJdVzgKy/zkEQ8cCgFLqk=; 5:PpA4ESXwoa2v00SoBW9XzwKz1OOPLD4psfJjWKDnfDFXUQcUKBKfewCvo+5lZ4hF3GUC+11YSGBD7yvD1N+n68WO6iGtz4+wftz3OM5ZXPwpSAQo9Vt3cEfmY9oimqYZJDT7wdKxm+tJPMvgNBoKNG8sbh6pAqts75Y0+anm2PA=; 24:34/+Arri+ovBS5aOb/3SxRH/jp/1CI014P9/TjrxqB6daH2y43bXPq9+VswOuIb43AKjglrcXXjo/5e9LrF+2bI62VDSEYQ73wPVDlbOxnU=; 7:gU823QDAImV1ZGZZ61wqzmM6mh1RaXsru1C8TefsrKfsbAxvysiTtO/d3xYyDtNFrxSagT37T17R9yCwr9ppCc8/C5832288aGTXix5HxrYlP+uZ/NwhQ2VjEOXi6sIuUKIYnTeZ95mBjX0aWo02LcOEwEHtPmoHS/dQKsK6H74fu6PBaXq7A4QR0bChkmoOcAwyaBFRW5hflkbe5VJslX1lzfU6mVfp9XPfxgxXXXnaksLERVQQfX4OQwYIw/LE SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0155; 20:6QvR7XbHgre1GYXz8o8WFttctOcG6ARj0Arc8xAS0E4/Ew00ETW9C9J9zqPTvW0DTGf4kmNd9N66NE4nwspFe6DGjykEhAjppllWsFZQFlpfJUddKlyoNypes2buL+mnNTl1hWNeVuba1CCIaLS7NdWfsY5D/IBjmZetQoMiwixOeVWRS+9t8rOSIWJNRZRMIkKu9v3ugndtojrzoB/acuXMw7EOcT7AC12WaxBGfCIzubXQB206rWOLbh9uATS1 X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2018 21:11:14.0141 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a951ad87-ac9b-4f29-86b4-08d57eefcd38 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM2PR12MB0155 X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy] X-Received-From: 104.47.41.47 Subject: [Qemu-devel] [PATCH v10 22/28] target/i386: clear C-bit when walking SEV guest page table X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Maydell , Brijesh Singh , kvm@vger.kernel.org, "Michael S. Tsirkin" , Stefan Hajnoczi , Alexander Graf , "Edgar E. Iglesias" , Markus Armbruster , Bruce Rogers , Christian Borntraeger , Marcel Apfelbaum , Borislav Petkov , Thomas Lendacky , Eduardo Habkost , Richard Henderson , "Dr. David Alan Gilbert" , Alistair Francis , Cornelia Huck , Richard Henderson , Peter Crosthwaite , Paolo Bonzini Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" In SEV-enabled guest the pte entry will have C-bit set, we need to clear the C-bit when walking the page table. Cc: Paolo Bonzini Cc: Richard Henderson Cc: Eduardo Habkost Signed-off-by: Brijesh Singh --- target/i386/helper.c | 31 +++++++++++++---------- target/i386/monitor.c | 68 +++++++++++++++++++++++++++++++++------------------ 2 files changed, 62 insertions(+), 37 deletions(-) diff --git a/target/i386/helper.c b/target/i386/helper.c index 58fb6eec562a..dc5c7005cf13 100644 --- a/target/i386/helper.c +++ b/target/i386/helper.c @@ -21,6 +21,7 @@ #include "cpu.h" #include "exec/exec-all.h" #include "sysemu/kvm.h" +#include "sev_i386.h" #include "kvm_i386.h" #ifndef CONFIG_USER_ONLY #include "sysemu/sysemu.h" @@ -732,6 +733,9 @@ hwaddr x86_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) int32_t a20_mask; uint32_t page_offset; int page_size; + uint64_t me_mask; + + me_mask = sev_get_me_mask(); a20_mask = x86_get_a20_mask(env); if (!(env->cr[0] & CR0_PG_MASK)) { @@ -755,25 +759,25 @@ hwaddr x86_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) } if (la57) { - pml5e_addr = ((env->cr[3] & ~0xfff) + + pml5e_addr = ((env->cr[3] & ~0xfff & me_mask) + (((addr >> 48) & 0x1ff) << 3)) & a20_mask; - pml5e = ldq_phys_debug(cs, pml5e_addr); + pml5e = ldq_phys_debug(cs, pml5e_addr) & me_mask; if (!(pml5e & PG_PRESENT_MASK)) { return -1; } } else { - pml5e = env->cr[3]; + pml5e = env->cr[3] & me_mask; } pml4e_addr = ((pml5e & PG_ADDRESS_MASK) + (((addr >> 39) & 0x1ff) << 3)) & a20_mask; - pml4e = ldq_phys_debug(cs, pml4e_addr); + pml4e = ldq_phys_debug(cs, pml4e_addr) & me_mask; if (!(pml4e & PG_PRESENT_MASK)) { return -1; } pdpe_addr = ((pml4e & PG_ADDRESS_MASK) + (((addr >> 30) & 0x1ff) << 3)) & a20_mask; - pdpe = x86_ldq_phys(cs, pdpe_addr); + pdpe = ldq_phys_debug(cs, pdpe_addr) & me_mask; if (!(pdpe & PG_PRESENT_MASK)) { return -1; } @@ -786,16 +790,16 @@ hwaddr x86_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) } else #endif { - pdpe_addr = ((env->cr[3] & ~0x1f) + ((addr >> 27) & 0x18)) & - a20_mask; - pdpe = ldq_phys_debug(cs, pdpe_addr); + pdpe_addr = ((env->cr[3] & ~0x1f & me_mask) + ((addr >> 27) & 0x18)) + & a20_mask; + pdpe = ldq_phys_debug(cs, pdpe_addr) & me_mask; if (!(pdpe & PG_PRESENT_MASK)) return -1; } pde_addr = ((pdpe & PG_ADDRESS_MASK) + (((addr >> 21) & 0x1ff) << 3)) & a20_mask; - pde = ldq_phys_debug(cs, pde_addr); + pde = ldq_phys_debug(cs, pde_addr) & me_mask; if (!(pde & PG_PRESENT_MASK)) { return -1; } @@ -808,7 +812,7 @@ hwaddr x86_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) pte_addr = ((pde & PG_ADDRESS_MASK) + (((addr >> 12) & 0x1ff) << 3)) & a20_mask; page_size = 4096; - pte = ldq_phys_debug(cs, pte_addr); + pte = ldq_phys_debug(cs, pte_addr) & me_mask; } if (!(pte & PG_PRESENT_MASK)) { return -1; @@ -817,8 +821,9 @@ hwaddr x86_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) uint32_t pde; /* page directory entry */ - pde_addr = ((env->cr[3] & ~0xfff) + ((addr >> 20) & 0xffc)) & a20_mask; - pde = ldl_phys_debug(cs, pde_addr); + pde_addr = ((env->cr[3] & ~0xfff & me_mask) + ((addr >> 20) & 0xffc)) + & a20_mask; + pde = ldl_phys_debug(cs, pde_addr) & me_mask; if (!(pde & PG_PRESENT_MASK)) return -1; if ((pde & PG_PSE_MASK) && (env->cr[4] & CR4_PSE_MASK)) { @@ -827,7 +832,7 @@ hwaddr x86_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) } else { /* page directory entry */ pte_addr = ((pde & ~0xfff) + ((addr >> 10) & 0xffc)) & a20_mask; - pte = ldl_phys_debug(cs, pte_addr); + pte = ldl_phys_debug(cs, pte_addr) & me_mask; if (!(pte & PG_PRESENT_MASK)) { return -1; } diff --git a/target/i386/monitor.c b/target/i386/monitor.c index e664030dbd72..64d459f80f0c 100644 --- a/target/i386/monitor.c +++ b/target/i386/monitor.c @@ -98,16 +98,20 @@ static void tlb_info_pae32(Monitor *mon, CPUArchState *env) unsigned int l1, l2, l3; uint64_t pdpe, pde, pte; uint64_t pdp_addr, pd_addr, pt_addr; + uint64_t me_mask; + + me_mask = sev_get_me_mask(); pdp_addr = env->cr[3] & ~0x1f; + pdp_addr &= me_mask; for (l1 = 0; l1 < 4; l1++) { cpu_physical_memory_read_debug(pdp_addr + l1 * 8, &pdpe, 8); - pdpe = le64_to_cpu(pdpe); + pdpe = le64_to_cpu(pdpe & me_mask); if (pdpe & PG_PRESENT_MASK) { pd_addr = pdpe & 0x3fffffffff000ULL; for (l2 = 0; l2 < 512; l2++) { cpu_physical_memory_read_debug(pd_addr + l2 * 8, &pde, 8); - pde = le64_to_cpu(pde); + pde = le64_to_cpu(pde & me_mask); if (pde & PG_PRESENT_MASK) { if (pde & PG_PSE_MASK) { /* 2M pages with PAE, CR4.PSE is ignored */ @@ -118,7 +122,7 @@ static void tlb_info_pae32(Monitor *mon, CPUArchState *env) for (l3 = 0; l3 < 512; l3++) { cpu_physical_memory_read_debug(pt_addr + l3 * 8, &pte, 8); - pte = le64_to_cpu(pte); + pte = le64_to_cpu(pte & me_mask); if (pte & PG_PRESENT_MASK) { print_pte(mon, env, (l1 << 30) + (l2 << 21) + (l3 << 12), @@ -140,10 +144,13 @@ static void tlb_info_la48(Monitor *mon, CPUArchState *env, uint64_t l1, l2, l3, l4; uint64_t pml4e, pdpe, pde, pte; uint64_t pdp_addr, pd_addr, pt_addr; + uint64_t me_mask; + + me_mask = sev_get_me_mask(); for (l1 = 0; l1 < 512; l1++) { cpu_physical_memory_read_debug(pml4_addr + l1 * 8, &pml4e, 8); - pml4e = le64_to_cpu(pml4e); + pml4e = le64_to_cpu(pml4e & me_mask); if (!(pml4e & PG_PRESENT_MASK)) { continue; } @@ -151,7 +158,7 @@ static void tlb_info_la48(Monitor *mon, CPUArchState *env, pdp_addr = pml4e & 0x3fffffffff000ULL; for (l2 = 0; l2 < 512; l2++) { cpu_physical_memory_read_debug(pdp_addr + l2 * 8, &pdpe, 8); - pdpe = le64_to_cpu(pdpe); + pdpe = le64_to_cpu(pdpe & me_mask); if (!(pdpe & PG_PRESENT_MASK)) { continue; } @@ -166,7 +173,7 @@ static void tlb_info_la48(Monitor *mon, CPUArchState *env, pd_addr = pdpe & 0x3fffffffff000ULL; for (l3 = 0; l3 < 512; l3++) { cpu_physical_memory_read_debug(pd_addr + l3 * 8, &pde, 8); - pde = le64_to_cpu(pde); + pde = le64_to_cpu(pde & me_mask); if (!(pde & PG_PRESENT_MASK)) { continue; } @@ -181,7 +188,7 @@ static void tlb_info_la48(Monitor *mon, CPUArchState *env, pt_addr = pde & 0x3fffffffff000ULL; for (l4 = 0; l4 < 512; l4++) { cpu_physical_memory_read_debug(pt_addr + l4 * 8, &pte, 8); - pte = le64_to_cpu(pte); + pte = le64_to_cpu(pte & me_mask); if (pte & PG_PRESENT_MASK) { print_pte(mon, env, (l0 << 48) + (l1 << 39) + (l2 << 30) + (l3 << 21) + (l4 << 12), @@ -198,11 +205,14 @@ static void tlb_info_la57(Monitor *mon, CPUArchState *env) uint64_t l0; uint64_t pml5e; uint64_t pml5_addr; + uint64_t me_mask; - pml5_addr = env->cr[3] & 0x3fffffffff000ULL; + me_mask = sev_get_me_mask(); + + pml5_addr = env->cr[3] & 0x3fffffffff000ULL & me_mask; for (l0 = 0; l0 < 512; l0++) { cpu_physical_memory_read_debug(pml5_addr + l0 * 8, &pml5e, 8); - pml5e = le64_to_cpu(pml5e); + pml5e = le64_to_cpu(pml5e & me_mask); if (pml5e & PG_PRESENT_MASK) { tlb_info_la48(mon, env, l0, pml5e & 0x3fffffffff000ULL); } @@ -230,7 +240,8 @@ void hmp_info_tlb(Monitor *mon, const QDict *qdict) if (env->cr[4] & CR4_LA57_MASK) { tlb_info_la57(mon, env); } else { - tlb_info_la48(mon, env, 0, env->cr[3] & 0x3fffffffff000ULL); + tlb_info_la48(mon, env, 0, env->cr[3] & 0x3fffffffff000ULL & + sev_get_me_mask()); } } else #endif @@ -314,19 +325,22 @@ static void mem_info_pae32(Monitor *mon, CPUArchState *env) uint64_t pdpe, pde, pte; uint64_t pdp_addr, pd_addr, pt_addr; hwaddr start, end; + uint64_t me_mask; - pdp_addr = env->cr[3] & ~0x1f; + me_mask = sev_get_me_mask(); + + pdp_addr = env->cr[3] & ~0x1f & me_mask; last_prot = 0; start = -1; for (l1 = 0; l1 < 4; l1++) { cpu_physical_memory_read_debug(pdp_addr + l1 * 8, &pdpe, 8); - pdpe = le64_to_cpu(pdpe); + pdpe = le64_to_cpu(pdpe & me_mask); end = l1 << 30; if (pdpe & PG_PRESENT_MASK) { pd_addr = pdpe & 0x3fffffffff000ULL; for (l2 = 0; l2 < 512; l2++) { cpu_physical_memory_read_debug(pd_addr + l2 * 8, &pde, 8); - pde = le64_to_cpu(pde); + pde = le64_to_cpu(pde & me_mask); end = (l1 << 30) + (l2 << 21); if (pde & PG_PRESENT_MASK) { if (pde & PG_PSE_MASK) { @@ -338,7 +352,7 @@ static void mem_info_pae32(Monitor *mon, CPUArchState *env) for (l3 = 0; l3 < 512; l3++) { cpu_physical_memory_read_debug(pt_addr + l3 * 8, &pte, 8); - pte = le64_to_cpu(pte); + pte = le64_to_cpu(pte & me_mask); end = (l1 << 30) + (l2 << 21) + (l3 << 12); if (pte & PG_PRESENT_MASK) { prot = pte & pde & (PG_USER_MASK | PG_RW_MASK | @@ -371,19 +385,22 @@ static void mem_info_la48(Monitor *mon, CPUArchState *env) uint64_t l1, l2, l3, l4; uint64_t pml4e, pdpe, pde, pte; uint64_t pml4_addr, pdp_addr, pd_addr, pt_addr, start, end; + uint64_t me_mask; + + me_mask = sev_get_me_mask(); - pml4_addr = env->cr[3] & 0x3fffffffff000ULL; + pml4_addr = env->cr[3] & 0x3fffffffff000ULL & me_mask; last_prot = 0; start = -1; for (l1 = 0; l1 < 512; l1++) { cpu_physical_memory_read_debug(pml4_addr + l1 * 8, &pml4e, 8); - pml4e = le64_to_cpu(pml4e); + pml4e = le64_to_cpu(pml4e & me_mask); end = l1 << 39; if (pml4e & PG_PRESENT_MASK) { pdp_addr = pml4e & 0x3fffffffff000ULL; for (l2 = 0; l2 < 512; l2++) { cpu_physical_memory_read_debug(pdp_addr + l2 * 8, &pdpe, 8); - pdpe = le64_to_cpu(pdpe); + pdpe = le64_to_cpu(pdpe & me_mask); end = (l1 << 39) + (l2 << 30); if (pdpe & PG_PRESENT_MASK) { if (pdpe & PG_PSE_MASK) { @@ -396,7 +413,7 @@ static void mem_info_la48(Monitor *mon, CPUArchState *env) for (l3 = 0; l3 < 512; l3++) { cpu_physical_memory_read_debug(pd_addr + l3 * 8, &pde, 8); - pde = le64_to_cpu(pde); + pde = le64_to_cpu(pde & me_mask); end = (l1 << 39) + (l2 << 30) + (l3 << 21); if (pde & PG_PRESENT_MASK) { if (pde & PG_PSE_MASK) { @@ -410,7 +427,7 @@ static void mem_info_la48(Monitor *mon, CPUArchState *env) cpu_physical_memory_read_debug(pt_addr + l4 * 8, &pte, 8); - pte = le64_to_cpu(pte); + pte = le64_to_cpu(pte & me_mask); end = (l1 << 39) + (l2 << 30) + (l3 << 21) + (l4 << 12); if (pte & PG_PRESENT_MASK) { @@ -449,13 +466,16 @@ static void mem_info_la57(Monitor *mon, CPUArchState *env) uint64_t l0, l1, l2, l3, l4; uint64_t pml5e, pml4e, pdpe, pde, pte; uint64_t pml5_addr, pml4_addr, pdp_addr, pd_addr, pt_addr, start, end; + uint64_t me_mask; + + me_mask = sev_get_me_mask(); - pml5_addr = env->cr[3] & 0x3fffffffff000ULL; + pml5_addr = env->cr[3] & 0x3fffffffff000ULL & me_mask; last_prot = 0; start = -1; for (l0 = 0; l0 < 512; l0++) { cpu_physical_memory_read_debug(pml5_addr + l0 * 8, &pml5e, 8); - pml5e = le64_to_cpu(pml5e); + pml5e = le64_to_cpu(pml5e & me_mask); end = l0 << 48; if (!(pml5e & PG_PRESENT_MASK)) { prot = 0; @@ -466,7 +486,7 @@ static void mem_info_la57(Monitor *mon, CPUArchState *env) pml4_addr = pml5e & 0x3fffffffff000ULL; for (l1 = 0; l1 < 512; l1++) { cpu_physical_memory_read_debug(pml4_addr + l1 * 8, &pml4e, 8); - pml4e = le64_to_cpu(pml4e); + pml4e = le64_to_cpu(pml4e & me_mask); end = (l0 << 48) + (l1 << 39); if (!(pml4e & PG_PRESENT_MASK)) { prot = 0; @@ -477,7 +497,7 @@ static void mem_info_la57(Monitor *mon, CPUArchState *env) pdp_addr = pml4e & 0x3fffffffff000ULL; for (l2 = 0; l2 < 512; l2++) { cpu_physical_memory_read_debug(pdp_addr + l2 * 8, &pdpe, 8); - pdpe = le64_to_cpu(pdpe); + pdpe = le64_to_cpu(pdpe & me_mask); end = (l0 << 48) + (l1 << 39) + (l2 << 30); if (pdpe & PG_PRESENT_MASK) { prot = 0; @@ -496,7 +516,7 @@ static void mem_info_la57(Monitor *mon, CPUArchState *env) pd_addr = pdpe & 0x3fffffffff000ULL; for (l3 = 0; l3 < 512; l3++) { cpu_physical_memory_read_debug(pd_addr + l3 * 8, &pde, 8); - pde = le64_to_cpu(pde); + pde = le64_to_cpu(pde & me_mask); end = (l0 << 48) + (l1 << 39) + (l2 << 30) + (l3 << 21); if (pde & PG_PRESENT_MASK) { prot = 0;