Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
LIU Zhiwei
| State =
Action Required
| Archived =
No
| 1061 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
davem
davem
davem
andmur01
amitay
matttbe
pabeni
istokes
tytso
aparcar
Ansuel
goliath
martineau
danielschwierzeck
mariosix
dcaratti
hs
ovsrobot
ovsrobot
tpetazzoni
XiaoYang
aserdean
marex
khem
mkorpershoek
liwang
mmichelson
apritzel
danielhb
groug
robimarko
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
0andriy
981213
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
vigneshr
monstr
mraynal
chunkeey
stewart
stewart
jacmet
kabel
ukleinek
ukleinek
prom
ivanhu
rfried
ehristev
freenix
kevery
Jaehoon
rsalvaterra
adrianschmutzler
akumar
hegdevasant
hegdevasant
jagan
ag
sjg
xypron
metan
horms
bmeng
wsa
rmilecki
rmilecki
arbab
svanheule
abelloni
apconole
wbx
trini
rw
rw
pablo
pablo
legoater
legoater
legoater
chleroy
bjonglez
ynezz
pevik
sbabic
sbabic
aik
xback
xback
richiejp
dangole
dangole
echaudron
forty
next_ghost
acer
Hauke
Hauke
anuppatel
anuppatel
benh
rgrimm
segher
pratyush
passgat
jms
jms
jms
mans0n
ruscur
jk
jk
jk
jk
jmberg
Andes
xuyang
ymorin
ymorin
festevam
linusw
linusw
numans
kubu
conchuod
tambarus
matthias_bgg
apalos
strlen
strlen
spectrum
pbrobinson
stroese
krzk
dceara
imaximets
cazzacarna
neocturne
aldot
TIENFONG
mpe
sfr
galak
arnout
ktraynor
calebccff
robh
anguy11
nbd
nbd
paulus
jm
Apply
«
1
2
...
3
4
5
…
10
11
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[16/38] target/riscv: Signed MSW 32x32 Multiply and Add Instructions
target/riscv: support packed extension v0.9.2
- - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[15/38] target/riscv: 16-bit Packing Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[14/38] target/riscv: 8-bit Unpacking Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[13/38] target/riscv: SIMD 8-bit Miscellaneous Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[12/38] target/riscv: SIMD 16-bit Miscellaneous Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[11/38] target/riscv: SIMD 8-bit Multiply Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[10/38] target/riscv: SIMD 16-bit Multiply Instructions
target/riscv: support packed extension v0.9.2
- - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[09/38] target/riscv: SIMD 8-bit Compare Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[08/38] target/riscv: SIMD 16-bit Compare Instructions
target/riscv: support packed extension v0.9.2
1 - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[07/38] target/riscv: SIMD 8-bit Shift Instructions
target/riscv: support packed extension v0.9.2
1 - 1 -
-
-
-
2021-02-12
LIU Zhiwei
New
[06/38] target/riscv: SIMD 16-bit Shift Instructions
target/riscv: support packed extension v0.9.2
- - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[05/38] target/riscv: 8-bit Addition & Subtraction Instruction
target/riscv: support packed extension v0.9.2
1 - 1 -
-
-
-
2021-02-12
LIU Zhiwei
New
[04/38] target/riscv: 16-bit Addition & Subtraction Instructions
target/riscv: support packed extension v0.9.2
- - - -
-
-
-
2021-02-12
LIU Zhiwei
New
[03/38] target/riscv: Fixup saturate subtract function
target/riscv: support packed extension v0.9.2
- - 2 -
-
-
-
2021-02-12
LIU Zhiwei
New
[02/38] target/riscv: Hoist vector functions
target/riscv: support packed extension v0.9.2
- - 1 -
-
-
-
2021-02-12
LIU Zhiwei
New
[01/38] target/riscv: implementation-defined constant parameters
target/riscv: support packed extension v0.9.2
- - 1 -
-
-
-
2021-02-12
LIU Zhiwei
New
[4/4] target/arm: adjust CPTR_EL2 according to HCR_EL2.E2H
target/arm bug fix
- - 1 -
-
-
-
2020-12-07
LIU Zhiwei
New
[3/4] target/arm: Fixup SIMD fcmla(by element) in 4H arrangement
target/arm bug fix
- - - -
-
-
-
2020-12-07
LIU Zhiwei
New
[2/4] target/arm: Fixup contiguous first-fault and no-fault loads
target/arm bug fix
- - - -
-
-
-
2020-12-07
LIU Zhiwei
New
[1/4] target/arm: Fixup special cross page case for sve continuous load/store
target/arm bug fix
- - - -
-
-
-
2020-12-07
LIU Zhiwei
New
[3/3] fpu/softfloat: Define misc operations for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-08-13
LIU Zhiwei
New
[2/3] fpu/softfloat: Define convert operations for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-08-13
LIU Zhiwei
New
[1/3] fpu/softfloat: Define operations for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-08-13
LIU Zhiwei
New
[1/1] target/arm: adjust CPTR_EL2 according to HCR_EL2.E2H
[1/1] target/arm: adjust CPTR_EL2 according to HCR_EL2.E2H
- - 1 -
-
-
-
2020-08-11
LIU Zhiwei
New
[2/2] target/riscv: fix vector index load/store constraints
[1/2] target/riscv: Quiet Coverity complains about vamo*
- - 1 -
-
-
-
2020-07-21
LIU Zhiwei
New
[1/2] target/riscv: Quiet Coverity complains about vamo*
[1/2] target/riscv: Quiet Coverity complains about vamo*
- - 1 -
-
-
-
2020-07-21
LIU Zhiwei
New
[RFC,8/8] fpu/softfloat: define misc operation for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,7/8] fpu/softfloat: define covert operation for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,6/8] fpu/softfloat: define operation for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,5/8] fpu/softfloat: define brain floating-point types
Implement blfoat16 in softfloat
- - - -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,4/8] fpu/softfloat: add pack and unpack interfaces for bfloat16
Implement blfoat16 in softfloat
- - - -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,3/8] fpu/softfloat: add FloatFmt for bfloat16
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,2/8] fpu/softfloat: use the similiar logic to recognize sNaN and qNaN
Implement blfoat16 in softfloat
- - - -
-
-
-
2020-07-12
LIU Zhiwei
New
[RFC,1/8] fpu/softfloat: fix up float16 nan recognition
Implement blfoat16 in softfloat
- - 1 -
-
-
-
2020-07-12
LIU Zhiwei
New
[11/11] riscv: Add configure script
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[10/11] riscv: Implement payload load interfaces
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[09/11] riscv: Define riscv struct reginfo
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[08/11] riscv: Add standard test case
RISC-V risu porting
- - 1 -
-
-
-
2020-07-11
LIU Zhiwei
New
[07/11] riscv: Generate payload scripts
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[06/11] riscv: Add RV64C instructions description
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[05/11] riscv: Add RV64D instructions description
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[04/11] riscv: Add RV64F instructions description
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[03/11] riscv: Add RV64A instructions description
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[02/11] riscv: Add RV64M instructions description
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[01/11] riscv: Add RV64I instructions description
RISC-V risu porting
- - - -
-
-
-
2020-07-11
LIU Zhiwei
New
[v12,61/61] target/riscv: configure and turn on vector extension from command line
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,60/61] target/riscv: vector compress instruction
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,59/61] target/riscv: vector register gather instruction
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,58/61] target/riscv: vector slide instructions
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,57/61] target/riscv: floating-point scalar move instructions
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,56/61] target/riscv: integer scalar move instruction
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,55/61] target/riscv: integer extract instruction
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,54/61] target/riscv: vector element index instruction
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,53/61] target/riscv: vector iota instruction
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,52/61] target/riscv: set-X-first mask bit
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,51/61] target/riscv: vmfirst find-first-set mask bit
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,50/61] target/riscv: vector mask population count vmpopc
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,49/61] target/riscv: vector mask-register logical instructions
target/riscv: support vector extension v0.7.1
- - 1 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,48/61] target/riscv: vector widening floating-point reduction instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,47/61] target/riscv: vector single-width floating-point reduction instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,46/61] target/riscv: vector wideing integer reduction instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,45/61] target/riscv: vector single-width integer reduction instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,44/61] target/riscv: narrowing floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,43/61] target/riscv: widening floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,42/61] target/riscv: vector floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,41/61] target/riscv: vector floating-point merge instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,40/61] target/riscv: vector floating-point classify instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,39/61] target/riscv: vector floating-point compare instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,38/61] target/riscv: vector floating-point sign-injection instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,37/61] target/riscv: vector floating-point min/max instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,36/61] target/riscv: vector floating-point square-root instruction
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,35/61] target/riscv: vector widening floating-point fused multiply-add instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,34/61] target/riscv: vector single-width floating-point fused multiply-add instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,33/61] target/riscv: vector widening floating-point multiply
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,32/61] target/riscv: vector single-width floating-point multiply/divide instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,31/61] target/riscv: vector widening floating-point add/subtract instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,30/61] target/riscv: vector single-width floating-point add/subtract instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,29/61] target/riscv: vector narrowing fixed-point clip instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,28/61] target/riscv: vector single-width scaling shift instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,27/61] target/riscv: vector widening saturating scaled multiply-add
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,26/61] target/riscv: vector single-width fractional multiply with rounding and saturation
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,25/61] target/riscv: vector single-width averaging add and subtract
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,24/61] target/riscv: vector single-width saturating add and subtract
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,23/61] target/riscv: vector integer merge and move instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,22/61] target/riscv: vector widening integer multiply-add instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,21/61] target/riscv: vector single-width integer multiply-add instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,20/61] target/riscv: vector widening integer multiply instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,19/61] target/riscv: vector integer divide instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,18/61] target/riscv: vector single-width integer multiply instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,17/61] target/riscv: vector integer min/max instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,16/61] target/riscv: vector integer comparison instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,15/61] target/riscv: vector narrowing integer right shift instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,14/61] target/riscv: vector single-width bit shift instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,13/61] target/riscv: vector bitwise logical instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,12/61] target/riscv: vector integer add-with-carry / subtract-with-borrow instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,11/61] target/riscv: vector widening integer add and subtract
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,10/61] target/riscv: vector single-width integer add and subtract
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,09/61] target/riscv: add vector amo operations
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,08/61] target/riscv: add fault-only-first unit stride load
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
[v12,07/61] target/riscv: add vector index load and store instructions
target/riscv: support vector extension v0.7.1
- - 2 -
-
-
-
2020-07-01
LIU Zhiwei
New
«
1
2
...
3
4
5
…
10
11
»