Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
LIU Zhiwei
| State =
Action Required
| Archived =
No
| 206 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
davem
davem
davem
andmur01
amitay
matttbe
pabeni
istokes
tytso
aparcar
Ansuel
goliath
martineau
danielschwierzeck
mariosix
dcaratti
hs
ovsrobot
ovsrobot
XiaoYang
aserdean
tpetazzoni
marex
khem
mkorpershoek
liwang
mmichelson
apritzel
danielhb
groug
robimarko
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
0andriy
981213
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
vigneshr
monstr
mraynal
chunkeey
stewart
stewart
jacmet
kabel
ukleinek
ukleinek
prom
ivanhu
rfried
ehristev
freenix
kevery
Jaehoon
rsalvaterra
adrianschmutzler
akumar
hegdevasant
hegdevasant
jagan
ag
sjg
xypron
metan
horms
bmeng
wsa
rmilecki
rmilecki
arbab
svanheule
abelloni
apconole
wbx
trini
rw
rw
pablo
pablo
legoater
legoater
legoater
chleroy
bjonglez
ynezz
pevik
sbabic
sbabic
aik
xback
xback
richiejp
dangole
dangole
echaudron
forty
next_ghost
acer
anuppatel
anuppatel
Hauke
Hauke
benh
rgrimm
segher
pratyush
passgat
jms
jms
jms
mans0n
ruscur
jk
jk
jk
jk
jmberg
Andes
xuyang
ymorin
ymorin
festevam
linusw
linusw
numans
kubu
conchuod
tambarus
matthias_bgg
apalos
strlen
strlen
spectrum
pbrobinson
stroese
krzk
dceara
imaximets
cazzacarna
neocturne
aldot
TIENFONG
mpe
sfr
galak
arnout
ktraynor
calebccff
robh
anguy11
nbd
nbd
paulus
jm
Apply
«
1
2
3
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[v7,8/8] tests/avocado: Boot Linux for RV32 cpu on RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - - -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,7/8] target/riscv: Add max32 CPU for RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - - -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,6/8] target/riscv: Enable RV32 CPU support in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,5/8] target/riscv: Correct mcause/scause bit width for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,4/8] target/riscv: Detect sxl to set bit width for RV32 in RV64
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,3/8] target/riscv: Correct SXL return value for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- 1 2 -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,2/8] target/riscv: Adjust PMP size for no-MMU RV64 QEMU running RV32
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-09-19
LIU Zhiwei
New
[v7,1/8] target/riscv: Add fw_dynamic_info32 for booting RV32 OpenSBI
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-09-19
LIU Zhiwei
New
[v4,12/12] tcg/riscv: Enable native vector support for TCG host
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,11/12] tcg/riscv: Implement vector roti/v/x ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,10/12] tcg/riscv: Implement vector shi/s/v ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,09/12] tcg/riscv: Implement vector min/max ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,08/12] tcg/riscv: Implement vector sat/mul ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,07/12] tcg/riscv: Implement vector neg ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,06/12] tcg/riscv: Implement vector cmp/cmpsel ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,05/12] tcg/riscv: Add support for basic vector opcodes
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,04/12] tcg/riscv: Implement vector mov/dup{m/i}
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,03/12] tcg/riscv: Add vset{i}vli and ld/st vec ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,02/12] tcg/riscv: Add basic support for vector
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v4,01/12] util: Add RISC-V vector extension probe in cpuinfo
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-09-11
LIU Zhiwei
New
[v3,14/14] tcg/riscv: Enable native vector support for TCG host
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,13/14] tcg/riscv: Implement vector roti/v/x shi ops
Add support for vector
- - 1 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,12/14] tcg/riscv: Implement vector shs/v ops
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,11/14] tcg/riscv: Implement vector min/max ops
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,10/14] tcg/riscv: Implement vector sat/mul ops
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,09/14] tcg/riscv: Implement vector neg ops
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,08/14] tcg/riscv: Implement vector cmp ops
Add support for vector
- - 1 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,07/14] tcg/riscv: Add support for basic vector opcodes
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,06/14] tcg/riscv: Implement vector mov/dup{m/i}
Add support for vector
- - 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,05/14] tcg/riscv: Implement vector load/store
Add support for vector
- - 1 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,04/14] tcg/riscv: Add riscv vset{i}vli support
Add support for vector
- - 1 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,03/14] tcg/riscv: Add basic support for vector
Add support for vector
- - 1 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,02/14] util: Add RISC-V vector extension probe in cpuinfo
Add support for vector
- - 1 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v3,01/14] tcg/op-gvec: Fix iteration step in 32-bit operation
Add support for vector
- 1 2 -
-
-
-
2024-09-04
LIU Zhiwei
New
[v2,14/14] tcg/riscv: Enable native vector support for TCG host
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,13/14] tcg/riscv: Implement vector roti/v/x shi ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,12/14] tcg/riscv: Implement vector shs/v ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,11/14] tcg/riscv: Implement vector min/max ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,10/14] tcg/riscv: Implement vector sat/mul ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,09/14] tcg/riscv: Implement vector neg ops
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,08/14] tcg/riscv: Implement vector cmp ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,07/14] tcg/riscv: Add support for basic vector opcodes
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,06/14] tcg/riscv: Implement vector mov/dup{m/i}
tcg/riscv: Add support for vector
- - 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,05/14] tcg/riscv: Implement vector load/store
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,04/14] tcg/riscv: Add riscv vset{i}vli support
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,03/14] tcg/riscv: Add basic support for vector
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,02/14] util: Add RISC-V vector extension probe in cpuinfo
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v2,01/14] tcg/op-gvec: Fix iteration step in 32-bit operation
tcg/riscv: Add support for vector
- 1 2 -
-
-
-
2024-08-30
LIU Zhiwei
New
[v1,15/15] tcg/riscv: Enable vector TCG host-native
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,14/15] tcg/riscv: Implement vector roti/v/x shi ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,13/15] tcg/riscv: Implement vector shs/v ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,12/15] tcg/riscv: Implement vector min/max ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,11/15] tcg/riscv: Implement vector sat/mul ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,10/15] tcg/riscv: Implement vector not/neg ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,09/15] tcg/riscv: Implement vector cmp ops
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,08/15] tcg/riscv: Add support for basic vector opcodes
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,07/15] tcg/riscv: Implement vector mov/dup{m/i}
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,06/15] tcg/riscv: Implement vector load/store
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,05/15] tcg/riscv: Add riscv vset{i}vli support
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,04/15] tcg/riscv: Add basic support for vector
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,03/15] tcg: Fix register allocation constraints
tcg/riscv: Add support for vector
- 1 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,02/15] tcg/op-gvec: Fix iteration step in 32-bit operation
tcg/riscv: Add support for vector
- 1 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v1,01/15] util: Add RISC-V vector extension probe in cpuinfo
tcg/riscv: Add support for vector
- - 1 -
-
-
-
2024-08-13
LIU Zhiwei
New
[v3,3/3] target/riscv: Relax fld alignment requirement
target/riscv: Remove redundant insn length check for zama16b
- - 2 -
-
-
-
2024-08-02
LIU Zhiwei
New
[v3,2/3] target/riscv: Add MXLEN check for F/D/Q applies to zama16b
target/riscv: Remove redundant insn length check for zama16b
- - 2 -
-
-
-
2024-08-02
LIU Zhiwei
New
[v3,1/3] target/riscv: Remove redundant insn length check for zama16b
target/riscv: Remove redundant insn length check for zama16b
- - 2 -
-
-
-
2024-08-02
LIU Zhiwei
New
[v2,3/3] target/riscv: Relax fld alignment requirement
target/riscv: Remove redundant insn length check for zama16b
- - - -
-
-
-
2024-08-02
LIU Zhiwei
New
[v2,2/3] target/riscv: Add MXLEN check for F/D/Q applies to zama16b
target/riscv: Remove redundant insn length check for zama16b
- - - -
-
-
-
2024-08-02
LIU Zhiwei
New
[v2,1/3] target/riscv: Remove redundant insn length check for zama16b
target/riscv: Remove redundant insn length check for zama16b
- - - -
-
-
-
2024-08-02
LIU Zhiwei
New
[1/1] target/riscv: Remove redundant insn length check for zama16b
[1/1] target/riscv: Remove redundant insn length check for zama16b
- - - -
-
-
-
2024-07-23
LIU Zhiwei
New
[v6,8/8] tests/avocado: Boot Linux for RV32 cpu on RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
1 - 1 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,7/8] target/riscv: Add any32 and max32 CPU for RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 1 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,6/8] target/riscv: Enable RV32 CPU support in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,5/8] target/riscv: Correct mcause/scause bit width for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,4/8] target/riscv: Detect sxl to set bit width for RV32 in RV64
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,3/8] target/riscv: Correct SXL return value for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- 1 2 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,2/8] target/riscv: Adjust PMP size for no-MMU RV64 QEMU running RV32
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v6,1/8] target/riscv: Add fw_dynamic_info32 for booting RV32 OpenSBI
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-19
LIU Zhiwei
New
[v5,7/7] tests/avocado: Add an avocado test for riscv64
target/riscv: Expose RV32 cpu to RV64 QEMU
1 - 1 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v5,6/7] target/riscv: Enable RV32 CPU support in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v5,5/7] target/riscv: Correct mcause/scause bit width for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v5,4/7] target/riscv: Detect sxl to set bit width for RV32 in RV64
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v5,3/7] target/riscv: Correct SXL return value for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- 1 2 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v5,2/7] target/riscv: Adjust PMP size for no-MMU RV64 QEMU running RV32
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v5,1/7] target/riscv: Add fw_dynamic_info32 for booting RV32 OpenSBI
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-10
LIU Zhiwei
New
[v4,11/11] disas/riscv: Support zabha disassemble
target/riscv: Support zimop/zcmop/zama16b/zabha
1 - - -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,10/11] target/riscv: Expose zabha extension as a cpu property
target/riscv: Support zimop/zcmop/zama16b/zabha
- - 1 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,09/11] target/riscv: Add amocas.[b|h] for Zabha
target/riscv: Support zimop/zcmop/zama16b/zabha
- - 1 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,08/11] target/riscv: Move gen_cmpxchg before adding amocas.[b|h]
target/riscv: Support zimop/zcmop/zama16b/zabha
1 - - -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,07/11] target/riscv: Add AMO instructions for Zabha
target/riscv: Support zimop/zcmop/zama16b/zabha
1 - - -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,06/11] target/riscv: Move gen_amo before implement Zabha
target/riscv: Support zimop/zcmop/zama16b/zabha
1 - - -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,05/11] target/riscv: Support Zama16b extension
target/riscv: Support zimop/zcmop/zama16b/zabha
- - 1 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,04/11] disas/riscv: Support zcmop disassemble
target/riscv: Support zimop/zcmop/zama16b/zabha
1 - 2 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,03/11] target/riscv: Add zcmop extension
target/riscv: Support zimop/zcmop/zama16b/zabha
- - 3 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,02/11] disas/riscv: Support zimop disassemble
target/riscv: Support zimop/zcmop/zama16b/zabha
1 - 2 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,01/11] target/riscv: Add zimop extension
target/riscv: Support zimop/zcmop/zama16b/zabha
- - 3 -
-
-
-
2024-07-09
LIU Zhiwei
New
[v4,7/7] tests/avocado: Add an avocado test for riscv64
target/riscv: Expose RV32 cpu to RV64 QEMU
1 - 2 -
-
-
-
2024-07-08
LIU Zhiwei
New
[v4,6/7] target/riscv: Enable RV32 CPU support in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-08
LIU Zhiwei
New
[v4,5/7] target/riscv: Correct mcause/scause bit width for RV32 in RV64 QEMU
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-08
LIU Zhiwei
New
[v4,4/7] target/riscv: Detect sxl to set bit width for RV32 in RV64
target/riscv: Expose RV32 cpu to RV64 QEMU
- - 2 -
-
-
-
2024-07-08
LIU Zhiwei
New
«
1
2
3
»