mbox series

[v2,00/13] target/arm: AdvSIMD conversion, part 2

Message ID 20240625183536.1672454-1-richard.henderson@linaro.org
Headers show
Series target/arm: AdvSIMD conversion, part 2 | expand

Message

Richard Henderson June 25, 2024, 6:35 p.m. UTC 
Convert another hand-full of instructions, plus fixes
for two issues that are related.


r~


Richard Henderson (13):
  target/arm: Fix VCMLA Dd, Dn, Dm[idx]
  target/arm: Fix SQDMULH (by element) with Q=0
  target/arm: Fix FJCVTZS vs flush-to-zero
  target/arm: Convert SQRDMLAH, SQRDMLSH to decodetree
  target/arm: Convert SDOT, UDOT to decodetree
  target/arm: Convert SUDOT, USDOT to decodetree
  target/arm: Convert BFDOT to decodetree
  target/arm: Convert BFMLALB, BFMLALT to decodetree
  target/arm: Convert BFMMLA, SMMLA, UMMLA, USMMLA to decodetree
  target/arm: Add data argument to do_fp3_vector
  target/arm: Convert FCADD to decodetree
  target/arm: Convert FCMLA to decodetree
  target/arm: Delete dead code from disas_simd_indexed

 target/arm/helper.h               |  10 +
 target/arm/tcg/a64.decode         |  43 ++
 target/arm/tcg/translate-a64.c    | 808 +++++++++---------------------
 target/arm/tcg/vec_helper.c       | 100 +++-
 target/arm/vfp_helper.c           |  18 +-
 tests/tcg/aarch64/test-2375.c     |  21 +
 tests/tcg/aarch64/Makefile.target |   3 +-
 7 files changed, 421 insertions(+), 582 deletions(-)
 create mode 100644 tests/tcg/aarch64/test-2375.c

Comments

Peter Maydell June 28, 2024, 2:40 p.m. UTC | #1 
On Tue, 25 Jun 2024 at 19:41, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Convert another hand-full of instructions, plus fixes
> for two issues that are related.
>
>



Applied to target-arm.next, thanks.

-- PMM