Series |
riscv: 'max' CPU, detect user choice in TCG
|
expand
-
[RESEND,v8,00/20] riscv: 'max' CPU, detect user choice in TCG
-
[RESEND,v8,01/20] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
-
[RESEND,v8,02/20] target/riscv/cpu.c: skip 'bool' check when filtering KVM props
-
[RESEND,v8,03/20] target/riscv/cpu.c: split kvm prop handling to its own helper
-
[RESEND,v8,04/20] target/riscv: add DEFINE_PROP_END_OF_LIST() to riscv_cpu_options[]
-
[RESEND,v8,05/20] target/riscv/cpu.c: split non-ratified exts from riscv_cpu_extensions[]
-
[RESEND,v8,06/20] target/riscv/cpu.c: split vendor exts from riscv_cpu_extensions[]
-
[RESEND,v8,07/20] target/riscv/cpu.c: add riscv_cpu_add_qdev_prop_array()
-
[RESEND,v8,08/20] target/riscv/cpu.c: add riscv_cpu_add_kvm_unavail_prop_array()
-
[RESEND,v8,09/20] target/riscv/cpu.c: limit cfg->vext_spec log message
-
[RESEND,v8,10/20] target/riscv: add 'max' CPU type
-
[RESEND,v8,11/20] avocado, risc-v: add opensbi tests for 'max' CPU
-
[RESEND,v8,12/20] target/riscv: deprecate the 'any' CPU type
-
[RESEND,v8,13/20] target/riscv/cpu.c: use offset in isa_ext_is_enabled/update_enabled
-
[RESEND,v8,14/20] target/riscv: make CPUCFG() macro public
-
[RESEND,v8,15/20] target/riscv/cpu.c: introduce cpu_cfg_ext_auto_update()
-
[RESEND,v8,16/20] target/riscv/cpu.c: use cpu_cfg_ext_auto_update() during realize()
-
[RESEND,v8,17/20] target/riscv/cpu.c: introduce RISCVCPUMultiExtConfig
-
[RESEND,v8,18/20] target/riscv: use isa_ext_update_enabled() in init_max_cpu_extensions()
-
[RESEND,v8,19/20] target/riscv/cpu.c: honor user choice in cpu_cfg_ext_auto_update()
-
[RESEND,v8,20/20] target/riscv/cpu.c: consider user option with RVG
|