diff mbox series

[v2] powerpc/microwatt: Add litesd

Message ID 20220930065012.2860577-1-joel@jms.id.au (mailing list archive)
State Accepted
Commit 5825603f67bc5ff445a1847302884154f0afa627
Headers show
Series [v2] powerpc/microwatt: Add litesd | expand

Checks

Context Check Description
snowpatch_ozlabs/github-powerpc_selftests success Successfully ran 10 jobs.
snowpatch_ozlabs/github-powerpc_ppctests success Successfully ran 10 jobs.
snowpatch_ozlabs/github-powerpc_sparse success Successfully ran 4 jobs.
snowpatch_ozlabs/github-powerpc_kernel_qemu success Successfully ran 23 jobs.
snowpatch_ozlabs/github-powerpc_clang success Successfully ran 6 jobs.

Commit Message

Joel Stanley Sept. 30, 2022, 6:50 a.m. UTC
This is the register layout of the litesd peripheral for the fusesoc
based Microwatt SoC.

It requires a description of the system clock, which is hardcoded to
100MHz.

Signed-off-by: Joel Stanley <joel@jms.id.au>
---
v2:
 * remove non-removable property
 * Remove status=disabled
 * Add clock
---
 arch/powerpc/boot/dts/microwatt.dts | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

Comments

Michael Ellerman Nov. 30, 2022, 9:24 a.m. UTC | #1
On Fri, 30 Sep 2022 16:20:12 +0930, Joel Stanley wrote:
> This is the register layout of the litesd peripheral for the fusesoc
> based Microwatt SoC.
> 
> It requires a description of the system clock, which is hardcoded to
> 100MHz.
> 
> 
> [...]

Applied to powerpc/next.

[1/1] powerpc/microwatt: Add litesd
      https://git.kernel.org/powerpc/c/5825603f67bc5ff445a1847302884154f0afa627

cheers
diff mbox series

Patch

diff --git a/arch/powerpc/boot/dts/microwatt.dts b/arch/powerpc/boot/dts/microwatt.dts
index b69db1d275cd..269e930b3b0b 100644
--- a/arch/powerpc/boot/dts/microwatt.dts
+++ b/arch/powerpc/boot/dts/microwatt.dts
@@ -21,6 +21,14 @@  memory@0 {
 		reg = <0x00000000 0x00000000 0x00000000 0x10000000>;
 	};
 
+	clocks {
+		sys_clk: litex_sys_clk {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <100000000>;
+		};
+	};
+
 	cpus {
 		#size-cells = <0x00>;
 		#address-cells = <0x01>;
@@ -141,6 +149,20 @@  ethernet@8020000 {
 			litex,slot-size = <0x800>;
 			interrupts = <0x11 0x1>;
 		};
+
+		mmc@8040000 {
+			compatible = "litex,mmc";
+			reg = <0x8042800 0x800
+				0x8041000 0x800
+				0x8040800 0x800
+				0x8042000 0x800
+				0x8041800 0x800>;
+			reg-names = "phy", "core", "reader", "writer", "irq";
+			bus-width = <4>;
+			interrupts = <0x13 1>;
+			cap-sd-highspeed;
+			clocks = <&sys_clk>;
+		};
 	};
 
 	chosen {