From patchwork Mon Sep 30 11:47:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tamar Christina X-Patchwork-Id: 1990916 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=dcPRU44A; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=dcPRU44A; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=8.43.85.97; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [8.43.85.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4XHK880qs0z1xsq for ; Mon, 30 Sep 2024 21:48:08 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 36035386076A for ; Mon, 30 Sep 2024 11:48:06 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on20613.outbound.protection.outlook.com [IPv6:2a01:111:f403:2613::613]) by sourceware.org (Postfix) with ESMTPS id EBFE93858C42; Mon, 30 Sep 2024 11:47:31 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org EBFE93858C42 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org EBFE93858C42 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:2613::613 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1727696862; cv=pass; b=G7zJsbDwyk093g6s23qNLxgCBrKlCb5US2x2mVAmKSQ+Z4dGOV7B+x0qE0jpS8LfJx02l2Yp8HTnLX6cyjOvKxEeIzAvgoxZT+NxrlQLI00g8ElUFRUTmQZZY/m9df/Y3+RvYhkWwA6D5/+xWGRFCu80YgaRvjTTOWJMCUecbfA= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1727696862; c=relaxed/simple; bh=BzpCJIjq5UKehrK1F5Cb+dYFETSBjigkiJZhTD68THA=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=ly3iLe6e6NSKWvprrtcVyMYN+D7UuxTJ7iC6cCkNyXV13fwzHeb7F2FUaB2wWHxumPDtjr6o7/MeG/sZFYMBbvTFAwcnFXvvO1OqVQBGPvYTjWnKcknwI9Pi4VXwyg4UW831jd8fmdKy33PDaY6UeX7RFeljlpG/oYaa5D0o0fs= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=d1C+qpwnPI3GsBvDuvYLwIiNBZDqDeh6yHSNcEXjwyFbHzGhGz6IeFdi09m5eGiTD5pwlVZb1ITqBYpJYApW3ftBR1eU1R3Z0xkfAGSdd/HtI9tBjc6eyH4DZ9zbX1HBgIJE9ERUJc149JxFvsz/LHTFnGLPxrNWXIGhbNUcPsj4/sG5qksjSZPWp872hH5z1YyoUKSnEc6pIt0wpzyX18qIzlbpVwTnhEV74C/TfHh3GbLu9zOCL5wyOA5RBatKaWtGLUG0PWwCaez8gnybky7JpB98R1USeAB/8SFo5lZaA5Tp33gEXis/6IBCLtIIeUN75fiBoJbwjA0QXtZWwg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3sC2GplFejuTjXMSKXGiHKcUFZQ7UGjfuxbarJYK1lM=; b=w4Qqk/7CGbqaaHyYNKPVx+43biNu7rIPYrQTDcMnzyod1RgF3SRzDm4DfmFbhQIxS0TkpM37jkYu5X2kSVNl/QROV+UCheBQVIJ0jFAH5MRzK5a2lEZXT2j/7YuLO/s/M3MpAQQWmZfb/u+e7c0e3QbAMK6PAjqvFHg9WOLs4CXOPHfYqxaVpe/fFl45cNBLAo260kbcJPSdKqRyNEciZgsyE0seZvRH2+nSd8UgaVM+4edvCbJIR80E9pz/WcToLG/7gdCRfpIu73wy5zt5n897fP9aRdKsCxg4LcNJfJ+UJR8RScl835F1VhWf3FNhvhR7ze8CGKj+n6iiEs0RgQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3sC2GplFejuTjXMSKXGiHKcUFZQ7UGjfuxbarJYK1lM=; b=dcPRU44ASkDb82ebJz9h9K+tFdZzSIN8tzvOTinxhQSU3GuH9TboF9wqD7dFp5gk+YlpX6HsRhsf0vmHcXY2nNexp10yi1xzgwHEbjCsrzmkWcqtMEAzpuXtlJ3DAceSMM+oxFwvYqdfvs43w/CNFYng8uD4Rm6cDQrkZQ3qyHg= Received: from AM5PR0601CA0079.eurprd06.prod.outlook.com (2603:10a6:206::44) by GV1PR08MB11076.eurprd08.prod.outlook.com (2603:10a6:150:1f0::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.13; Mon, 30 Sep 2024 11:47:23 +0000 Received: from AMS0EPF000001A8.eurprd05.prod.outlook.com (2603:10a6:206:0:cafe::6f) by AM5PR0601CA0079.outlook.office365.com (2603:10a6:206::44) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8005.26 via Frontend Transport; Mon, 30 Sep 2024 11:47:23 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF000001A8.mail.protection.outlook.com (10.167.16.148) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7918.13 via Frontend Transport; Mon, 30 Sep 2024 11:47:21 +0000 Received: ("Tessian outbound 1cdb1e0f4f2a:v470"); Mon, 30 Sep 2024 11:47:21 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: e47900c253646eaa X-TessianGatewayMetadata: sNkR107kYKPTUwOfJDeBxnDrSkj6yGGw93q9Ibwc42cFZkR3ws9ymBkz6wd4m3XV7mW5N5vTCR8TUFvr1iOHVaX0Hw+/WVXWuWFz1lIFfk32TIFMBVhqLEOalVTfZJk/FrcBHV0Q39oqVx4vL2S5uQ== X-CR-MTA-TID: 64aa7808 Received: from L7bc0bb49f8be.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id E3291DED-0BEE-465A-A94F-27EA3FF320AC.1; Mon, 30 Sep 2024 11:47:13 +0000 Received: from EUR05-AM6-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L7bc0bb49f8be.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Mon, 30 Sep 2024 11:47:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=vdDSBhpwnoAdtkwKJe/ECMW0hccNUVoi8a3cjuWHys0IhkyhbLFpnoDcRTEBmoqM4cPxQlD+uS0Dt2WUoI7a6iRWFLw5wG4l1Kc352q6YBAAsY5QULWMq0udZNofgujXAdYTWSd34KhT83JiOHNxk5bTET91M+yzSmL2X7KbUJfW0xueLqbd4/N+fOwK9vEOGuyKIfVG8eHEDOfclpc6J9CZ6F85mF1mNVWVEnzv5JP0M4v74MvSzer/VUmbx7mzHwOMKO7qRR8HQUUTD8+uOUpk2B0KJUfhLwZ8vZyglOq4xD0QZX/8S8laaG+pX5kq85FxKq1SWxxu30jJKXthZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3sC2GplFejuTjXMSKXGiHKcUFZQ7UGjfuxbarJYK1lM=; b=snbfzEKJR634hjwM9352R3AXlv9fzbfifGOCkXIrQEjuWU7J98ZFL1bPgB4/aEH6sxLBjqV82cfY1/aoSpmhvR+haXgmM/v6V9XjPn/uDj6//1o245xbXqcnLLwzpOUlIjwHJ6A6Kbaem8WkTKjqy5crd3fMoGPeyRgszkooSrjT059Ou/aK89idQSOKbqqzA46X3QrtSROSfNBgOwE5DMV7UBGpDdBO0kK187FapFq6BlZiRsp4HJt6zHnQBecA7yCJe48b4cp7nRuxy8x3X37xsNqMa1qhJ5ojWSasgNvIVXfgSQULGKAIAoboiMimcir9Hvzh0rC7diGKC2EDmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3sC2GplFejuTjXMSKXGiHKcUFZQ7UGjfuxbarJYK1lM=; b=dcPRU44ASkDb82ebJz9h9K+tFdZzSIN8tzvOTinxhQSU3GuH9TboF9wqD7dFp5gk+YlpX6HsRhsf0vmHcXY2nNexp10yi1xzgwHEbjCsrzmkWcqtMEAzpuXtlJ3DAceSMM+oxFwvYqdfvs43w/CNFYng8uD4Rm6cDQrkZQ3qyHg= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) by AS2PR08MB10010.eurprd08.prod.outlook.com (2603:10a6:20b:64a::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.13; Mon, 30 Sep 2024 11:47:11 +0000 Received: from VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::89dc:c731:362b:7c69]) by VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::89dc:c731:362b:7c69%7]) with mapi id 15.20.8026.009; Mon, 30 Sep 2024 11:47:11 +0000 Date: Mon, 30 Sep 2024 12:47:09 +0100 From: Tamar Christina To: gcc-patches@gcc.gnu.org Cc: nd@arm.com, Richard.Earnshaw@arm.com, Marcus.Shawcroft@arm.com, ktkachov@gcc.gnu.org, richard.sandiford@arm.com Subject: [PATCH 2/2]AArch64: support encoding integer immediates using floating point moves Message-ID: Content-Disposition: inline In-Reply-To: X-ClientProxiedBy: LO2P265CA0496.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:13a::21) To VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VI1PR08MB5325:EE_|AS2PR08MB10010:EE_|AMS0EPF000001A8:EE_|GV1PR08MB11076:EE_ X-MS-Office365-Filtering-Correlation-Id: c4be123d-bcd5-42c4-a794-08dce145a507 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0;ARA:13230040|366016|1800799024|376014; X-Microsoft-Antispam-Message-Info-Original: Lzf3V/96GXRZ7rhnnCXHwkeroHQsmpdkWTxfQhY7LYTiCNfTAs+ZbTH8f19CJQCXTYkJFSnZHTI/50SdqB03f0hRGU617oL/t3SIvzlLO8j+uWlZX0nvgIYc8EuPZZfqTmf7M9lcZ2ggNBGyPTlane2xoPiLmRTX+0l/ulCTDDMwz2eD9R/DHnv0ArjVHEtynoXubYeOVH1PhGlgpumYxf9OSHUonAU31lPIQrvswIwxAdun6fBAKtPD0qtGhVd5LRFoNdjhDwqxFVRhm1OwYTjyDUSl0JV1fh/rVkHoZ73F2M44ISBgyZU4cIsMffrLkChWWtyR1pOpeNvKhns6qUFA1N2Xv8njL5nTevl5897hPP9R9IzCPCV2O8kbHqDY7U4sekTOUdRGEFrAnyM/D/mn0D4BA7t6zuZjiZcISOqeCv4clrmuwqHmzPHeMPmJ3C0Zbe19zPf1KnpiSVlFURn8uc3lkwC6Y1YMp2xpzogFTaLOkkWftM2SvQYzqzIAGxW1YdKBJn9tImzTyHijHr14neck/976rR6rstkG7zhfNR45SyW0emxhfxaYn6QDAx3O1K6Q69TfWrvpTcjtHy4YnAINmxtTy9IJfD5wn/TuozhluyqrhpixUJlgZ0JtqMXxm4xqvjRJknKoANKYcH2J5uuHafA0CTJ4QEeUVMHMWXwPX2n0BLYx88f4tybt59VdtJEq2Uc6Sv79oZBbVfVoaqqbQAnFXL3TKEl1+5Z5CcOdJBwI5yGeLR1dV0oBEnCZ7rzxzyhmziMeZDb2+xlW1RB+/cdAvzaI0zRD2rubsTWAQ4Uf2kHg1ndNT4eZEp+E+t8tYTkjUwoUnrdzTekrvm9bk99m9734iEyfhuSF/DPt3oFobhVb1qq+CR26zR0XvPMqgh7GVD91BvmjI8XiM8EZfqzNkUmPGXymTBpApduA37/wIQqxYxXH9atT1Rr3W7USzX/z+dPKcJUq6vSAixo7tQEqQFBmEBqVfZHYaKtwuOyKOtGtbGA6uPniW0tzO3jgSpQKMWpHHcuzJw5H/6aDaDGtaozhwdl61T4I1p7+JuSCvhtVVCHtExpB75Rtc3sZJ//LRXLr62yvCYgAggnfVQLunBz9ZyYCYiQpzolybbOD9MCAvAoLuWeTGWoOo+CZFNHlMP1p9UJFi16HMVUr2IMJfILB8zcXrgSj9GHWlA67WQanTWgHcJKvZYXTl30lpXgETgS2I/YqnkdgPXcOfrECruNc1FKZI8NcXumcqRq/UGeDnUJsYpaoXXNxN28RksJcJpplnkmVfxFRrKMqle3+Y6ZaYIj+kos= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR08MB5325.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(366016)(1800799024)(376014); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB10010 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:803:13e::17]; domain=VI1PR08MB5325.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF000001A8.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 9811847b-3d35-4d47-f44c-08dce1459efc X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|1800799024|376014|82310400026|35042699022; X-Microsoft-Antispam-Message-Info: =?utf-8?q?euj+VZ+FY8QgXr/5Ju643TKRf6p2eZQ?= =?utf-8?q?xy6qppqa5mfhdOikTdu/br8p25CfBuPHpU74kibgavhPdcZUMN1VHtdlTKgNYQSOw?= =?utf-8?q?d4j/+WBfSAutoh5mFNUYZXhjp3r3GpXbt6bG9LxaA9fMDmxBNtny0rRCts4mwpAMi?= =?utf-8?q?JMlOu/4JmkqQswbpL+Bgtoy/We+dcmBNpOPAsjE2UehmA6FNj6QWK9HzhXt4cqDuU?= =?utf-8?q?wBuemIYdQ5GzbCwQzeNt6Z11LHNa2PJK8QVXOWo65maPCl4XvZoIfQyrsntvaiHCJ?= =?utf-8?q?L1zROeQjLWIo4CCO+Nc0ZtnDvHvQ2P/BCfqLmeTuUiczpNHJt3sdEdCddlL+r8EQD?= =?utf-8?q?yMAtd3rxUyIfEN1qbmVLoOiE4bNzqbhRTWHowatDI+VVLknOW1T5A8Upv7u5DsXob?= =?utf-8?q?hyimFknzdtJnRgRKJ27nN2m2O7ZRlxRQGKeHwrPpvpD0a+b01wJBKvZHSqz0OzUSK?= =?utf-8?q?SBlLZp1QKcmAaDffQRw13bVI0e9IInFnboFkHkhx8YoDdNEQLl+Y0HHqqZqW4E8jM?= =?utf-8?q?lJwk0uMFvW3JbJWFO67broz989S5Ipt9WJSv8sDoIXWL4wWG1Rt1ur65Q54mcS7Jv?= =?utf-8?q?n9mrzo6oOy6eIPAXL4kwMXQXCrW4GV/hfdhN/a/Mf8/svuFH3j/g+TgoQoa0MiDo8?= =?utf-8?q?KkAFPszq8eIaP28YOuSx0nA/qjRdo/QArNaZVqk65SY9OwLxeJTx+uL33vdXbMqR2?= =?utf-8?q?+cLpQn1qPKguC9UCxHn93IkN4iSe0mQsZWA3cuj6c5BPwn8NWQKgOtJAjJhX22TZV?= =?utf-8?q?QCBI5RvR4mmQ8DVuiiF5eL41WZsNAa7BZ16UxAk3HLHZrFThbZ3Zc5m4UbBW9Fftj?= =?utf-8?q?5Om2q7uOfE6cfnqgbiYoeBYKNH0N+H/9SX+hEIxjkWrzQfi+QIm2oo9NcfYl8MqMt?= =?utf-8?q?aTpGZG0y7FUYonhXkTFrvqeWM081WHHcvxGnRNSuTTauAwKmIQyi8qNKCsFsRerY0?= =?utf-8?q?ae/E+W748LQTu6L4VgOTtRihuDWS3kZgPGVwfjvT5OZAzUHA+9WcitzzXhYmy25gz?= =?utf-8?q?LGJRkQ0IOLWlZtCFw2blWvsT0SWmzQi2rwubqvKyTmsXoviBd+LBwfSKqzZSrxwfW?= =?utf-8?q?KG+YlBjE+DwDlTqkQfFXqL0BGFoTcffyzv7Dzc37U96obPI4YcYqPP3nL/1CbjbAz?= =?utf-8?q?tqjH4Ms6eayQSRp3V0q7TNyfa2jWft7nWi2J9jJvY/tySJhawQwJJqesskskJ0BtN?= =?utf-8?q?xe6yr02BPFiVeOVLS7z3wdWOiQFPDNomIKi0WAah+UCvQ627mdutyXLh0Uuf+958r?= =?utf-8?q?KOWfVUwRVKlAX?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230040)(36860700013)(1800799024)(376014)(82310400026)(35042699022); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Sep 2024 11:47:21.6721 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c4be123d-bcd5-42c4-a794-08dce145a507 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A8.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11076 X-Spam-Status: No, score=-12.2 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, KAM_LOTSOFHASH, KAM_SHORT, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org Hi All, This patch extends our immediate SIMD generation cases to support generating integer immediates using floating point operation if the integer immediate maps to an exact FP value. As an example: uint32x4_t f1() { return vdupq_n_u32(0x3f800000); } currently generates: f1: adrp x0, .LC0 ldr q0, [x0, #:lo12:.LC0] ret i.e. a load, but with this change: f1: fmov v0.4s, 1.0e+0 ret Such immediates are common in e.g. our Math routines in glibc because they are created to extract or mark part of an FP immediate as masks. Bootstrapped Regtested on aarch64-none-linux-gnu and issues. Ok for master? Thanks, Tamar gcc/ChangeLog: * config/aarch64/aarch64-protos.h (aarch64_float_const_representable_p): Add overload. * config/aarch64/aarch64.cc (aarch64_float_const_zero_rtx_p): Reject integer modes. (aarch64_simd_valid_immediate, aarch64_float_const_representable_p): Check if integer value maps to an exact FP constant. gcc/testsuite/ChangeLog: * gcc.target/aarch64/const_create_using_fmov.c: New test. --- -- diff --git a/gcc/config/aarch64/aarch64-protos.h b/gcc/config/aarch64/aarch64-protos.h index 7a84acc59569da0b50af2300615db561a5de460a..6c683ea2d93e1b733cfe49fac38381ea6451fd55 100644 --- a/gcc/config/aarch64/aarch64-protos.h +++ b/gcc/config/aarch64/aarch64-protos.h @@ -974,6 +974,7 @@ void aarch64_split_simd_move (rtx, rtx); /* Check for a legitimate floating point constant for FMOV. */ bool aarch64_float_const_representable_p (rtx, machine_mode); +bool aarch64_float_const_representable_p (rtx *, rtx, machine_mode); extern int aarch64_epilogue_uses (int); diff --git a/gcc/config/aarch64/aarch64.cc b/gcc/config/aarch64/aarch64.cc index 1842f6ecf6330f11a64545d0903240c89b104ffc..2d44608d93b8e7542ea8d5eb4c3f99c9f88e70ed 100644 --- a/gcc/config/aarch64/aarch64.cc +++ b/gcc/config/aarch64/aarch64.cc @@ -10991,7 +10991,8 @@ aarch64_float_const_zero_rtx_p (rtx x) /* 0.0 in Decimal Floating Point cannot be represented by #0 or zr as our callers expect, so no need to check the actual value if X is of Decimal Floating Point type. */ - if (GET_MODE_CLASS (GET_MODE (x)) == MODE_DECIMAL_FLOAT) + if (GET_MODE_CLASS (GET_MODE (x)) == MODE_DECIMAL_FLOAT + || !CONST_DOUBLE_P (x)) return false; if (REAL_VALUE_MINUS_ZERO (*CONST_DOUBLE_REAL_VALUE (x))) @@ -23026,17 +23027,30 @@ aarch64_simd_valid_immediate (rtx op, simd_immediate_info *info, else return false; - scalar_float_mode elt_float_mode; - if (n_elts == 1 - && is_a (elt_mode, &elt_float_mode)) + if (n_elts == 1) { rtx elt = CONST_VECTOR_ENCODED_ELT (op, 0); + rtx new_elt = NULL_RTX; if (aarch64_float_const_zero_rtx_p (elt) - || aarch64_float_const_representable_p (elt, elt_mode)) - { - if (info) - *info = simd_immediate_info (elt_float_mode, elt); - return true; + || aarch64_float_const_representable_p (&new_elt, elt, elt_mode)) + { + scalar_float_mode elt_float_mode; + auto bitsize = GET_MODE_UNIT_BITSIZE (elt_mode); + if (is_a (elt_mode)) + elt_float_mode = as_a (elt_mode); + else if (which == AARCH64_CHECK_MOV + && new_elt + && float_mode_for_size (bitsize).exists (&elt_float_mode)) + elt = new_elt; + else + elt = NULL_RTX; + + if (elt != NULL_RTX) + { + if (info) + *info = simd_immediate_info (elt_float_mode, elt); + return true; + } } } @@ -25121,8 +25135,22 @@ aarch64_c_mode_for_suffix (char suffix) /* Return true iff X with mode MODE can be represented by a quarter-precision floating point immediate operand X. Note, we cannot represent 0.0. */ + bool aarch64_float_const_representable_p (rtx x, machine_mode mode) +{ + return aarch64_float_const_representable_p (NULL, x, mode); +} + + +/* Return true iff X with mode MODE can be represented by a quarter-precision + floating point immediate operand X. Note, we cannot represent 0.0. + If the value is a CONST_INT that can be represented as an exact floating + point then OUT will contain the new floating point value to emit to generate + the integer constant. */ + +bool +aarch64_float_const_representable_p (rtx *out, rtx x, machine_mode mode) { /* This represents our current view of how many bits make up the mantissa. */ @@ -25134,14 +25162,45 @@ aarch64_float_const_representable_p (rtx x, machine_mode mode) x = unwrap_const_vec_duplicate (x); mode = GET_MODE_INNER (mode); - if (!CONST_DOUBLE_P (x)) + if (!CONST_DOUBLE_P (x) + && !CONST_INT_P (x)) return false; if (mode == VOIDmode - || (mode == HFmode && !TARGET_FP_F16INST)) + || ((mode == HFmode || mode == HImode) && !TARGET_FP_F16INST)) return false; - r = *CONST_DOUBLE_REAL_VALUE (x); + /* If we have an integer bit pattern, decode it back into a real. + real_from_target requires the representation to be split into + 32-bit values and then put into two host wide ints. */ + if (CONST_INT_P (x)) + { + HOST_WIDE_INT buf = INTVAL (x); + long int as_long_ints[2]; + as_long_ints[0] = buf & 0xFFFFFFFF; + as_long_ints[1] = (buf >> 32) & 0xFFFFFFFF; + machine_mode fmode; + switch (mode) + { + case HImode: + fmode = HFmode; + break; + case SImode: + fmode = SFmode; + break; + case DImode: + fmode = DFmode; + break; + default: + return false; + } + + real_from_target (&r, as_long_ints, fmode); + if (out) + *out = const_double_from_real_value (r, fmode); + } + else + r = *CONST_DOUBLE_REAL_VALUE (x); /* We cannot represent infinities, NaNs or +/-zero. We won't know if we have +zero until we analyse the mantissa, but we @@ -25170,6 +25229,7 @@ aarch64_float_const_representable_p (rtx x, machine_mode mode) the value. */ if (w.ulow () != 0) return false; + /* We have rejected the lower HOST_WIDE_INT, so update our understanding of how many bits lie in the mantissa and look only at the high HOST_WIDE_INT. */ @@ -25205,9 +25265,9 @@ aarch64_float_const_representable_p (rtx x, machine_mode mode) return (exponent >= 0 && exponent <= 7); } -/* Returns the string with the instruction for AdvSIMD MOVI, MVNI, ORR or BIC - immediate with a CONST_VECTOR of MODE and WIDTH. WHICH selects whether to - output MOVI/MVNI, ORR or BIC immediate. */ +/* Returns the string with the instruction for AdvSIMD MOVI, MVNI, ORR, BIC or + FMOV immediate with a CONST_VECTOR of MODE and WIDTH. WHICH selects whether + to output MOVI/MVNI, ORR or BIC immediate. */ char* aarch64_output_simd_mov_immediate (rtx const_vector, unsigned width, enum simd_immediate_check which) diff --git a/gcc/testsuite/gcc.target/aarch64/const_create_using_fmov.c b/gcc/testsuite/gcc.target/aarch64/const_create_using_fmov.c new file mode 100644 index 0000000000000000000000000000000000000000..e080afed8aa3578660027979335bfc859ca6bc91 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/const_create_using_fmov.c @@ -0,0 +1,87 @@ +/* { dg-do compile } */ +/* { dg-additional-options "-march=armv9-a -Ofast" } */ +/* { dg-final { check-function-bodies "**" "" "" } } */ + +#include + +/* +** g: +** fmov v0\.4s, 1\.0e\+0 +** ret +*/ +float32x4_t g(){ + return vdupq_n_f32(1); +} + +/* +** h: +** fmov v0\.4s, 1\.0e\+0 +** ret +*/ +uint32x4_t h() { + return vreinterpretq_u32_f32(g()); +} + +/* +** f1: +** fmov v0\.4s, 1\.0e\+0 +** ret +*/ +uint32x4_t f1() { + return vdupq_n_u32(0x3f800000); +} + +/* +** f2: +** fmov v0\.4s, 1\.5e\+0 +** ret +*/ +uint32x4_t f2() { + return vdupq_n_u32(0x3FC00000); +} + +/* +** f3: +** fmov v0\.4s, 1\.25e\+0 +** ret +*/ +uint32x4_t f3() { + return vdupq_n_u32(0x3FA00000); +} + +/* +** f4: +** fmov v0\.2d, 1\.0e\+0 +** ret +*/ +uint64x2_t f4() { + return vdupq_n_u64(0x3FF0000000000000); +} + +/* +** fn4: +** fmov v0\.2d, -1\.0e\+0 +** ret +*/ +uint64x2_t fn4() { + return vdupq_n_u64(0xBFF0000000000000); +} + +/* +** f5: +** fmov v0\.8h, 1\.5e\+0 +** ret +*/ +uint16x8_t f5() { + return vdupq_n_u16(0x3E00); +} + +/* +** f6: +** adrp x0, \.LC0 +** ldr q0, \[x0, #:lo12:\.LC0\] +** ret +*/ +uint32x4_t f6() { + return vdupq_n_u32(0x4f800000); +}