From patchwork Tue Oct 24 10:03:57 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Siva Durga Prasad Paladugu X-Patchwork-Id: 829856 X-Patchwork-Delegate: monstr@monstr.eu Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.b="zn+m3uQ5"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 3yLpkp1gr1z9sBW for ; Tue, 24 Oct 2017 21:03:46 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id EFF72C21C34; Tue, 24 Oct 2017 10:03:35 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=BAD_ENC_HEADER, SPF_HELO_PASS, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 522D4C21D9E; Tue, 24 Oct 2017 10:03:11 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 8B399C21C34; Tue, 24 Oct 2017 10:03:09 +0000 (UTC) Received: from NAM01-BY2-obe.outbound.protection.outlook.com (mail-by2nam01on0077.outbound.protection.outlook.com [104.47.34.77]) by lists.denx.de (Postfix) with ESMTPS id 65990C21C73 for ; Tue, 24 Oct 2017 10:03:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=sq0UT7Fp5DA2j7jYkaZW65GOlGWcUDSw+mrB8KUqPh8=; b=zn+m3uQ5FQPSPbrDB/RX2eCOJMcLWYbJ2Z6hmkfwDQd/t+J57RZgndXQyaxj0cAkHt0qsRNOJJuw9MROdyI1NjXX4HkHUWLH9otOJv+DvPv/KGIqpG9pD4ernpF4zssj5HGd4a48X7mIQZxa3gH8bicS29G+hK3pW6Biky3Zwu0= Received: from CY4PR02CA0007.namprd02.prod.outlook.com (10.169.188.17) by CY1PR02MB1335.namprd02.prod.outlook.com (10.161.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.156.4; Tue, 24 Oct 2017 10:03:04 +0000 Received: from CY1NAM02FT012.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e45::208) by CY4PR02CA0007.outlook.office365.com (2603:10b6:903:18::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.156.4 via Frontend Transport; Tue, 24 Oct 2017 10:03:04 +0000 Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; lists.denx.de; dkim=none (message not signed) header.d=none;lists.denx.de; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.100 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.100; helo=xsj-pvapsmtpgw02; Received: from xsj-pvapsmtpgw02 (149.199.60.100) by CY1NAM02FT012.mail.protection.outlook.com (10.152.75.158) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.156.4 via Frontend Transport; Tue, 24 Oct 2017 10:03:03 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66]:39784 helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw02 with esmtp (Exim 4.63) (envelope-from ) id 1e6w34-00022U-MV; Tue, 24 Oct 2017 03:03:02 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1e6w34-0006MQ-Iq; Tue, 24 Oct 2017 03:03:02 -0700 Received: from [172.23.16.240] (helo=xhdsivadur40.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1e6w2t-0006Ib-CN; Tue, 24 Oct 2017 03:02:52 -0700 From: Siva Durga Prasad Paladugu To: Date: Tue, 24 Oct 2017 15:33:57 +0530 Message-ID: <1508839438-5965-1-git-send-email-sivadur@xilinx.com> X-Mailer: git-send-email 2.7.4 X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.1.0.1062-23414.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.100; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(39860400002)(376002)(346002)(2980300002)(438002)(189002)(199003)(189998001)(36756003)(16586007)(575784001)(50466002)(107886003)(36386004)(6916009)(316002)(106002)(50226002)(54906003)(77096006)(9786002)(305945005)(2351001)(47776003)(2906002)(33646002)(4326008)(106466001)(8676002)(39060400002)(63266004)(48376002)(478600001)(50986999)(81156014)(356003)(81166006)(5003940100001)(5660300001)(8936002)(107986001)(5001870100001)(217873001); DIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR02MB1335; H:xsj-pvapsmtpgw02; FPR:; SPF:Pass; PTR:unknown-60-100.xilinx.com,xapps1.xilinx.com; MX:1; A:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; CY1NAM02FT012; 1:xAewXq/CfuJHTaqNjtXFres0fprsEXDOmOzJQDivtHJMPGh0VUhlJtYmSG8HnRmf2l3PI9g6v+KBCo1r6EVjpYJshi/hAvWtXVUPK2JQLS4JsQJwuYCpctg+AhKD9SRi MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 84763401-438f-4f73-7622-08d51ac66ad9 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(8251501002)(4534020)(4602075)(4627075)(201703031133081)(201702281549075)(2017052603199); SRVR:CY1PR02MB1335; X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1335; 3:dNDfFUvmMTHccg3/WPiruuzQ0F2dPK0qrZpTK+gLq0gWEww2tqnOdhIGwkq6b0aAjcruMA/FHZM784Wwz+ru99iU1YvH8S0qtnsm79cTfuIFAws1q8WroFdoDCtsaVeGIACbrrjdnZofyFvCwF+rNDg9Q/5NXZtgnCOso7BaHdUeniC/bDZVDK6oorilXKWyYg2FhPV0uWH90XHGBIlNeQPlo8ZDnn6hlv888wsUCC/jQPr1deq78aSRuLQ0HQdau2cOZ2QS8NEnmkOFzPgM8vN8k+5CYcxI2G0CqRdtDkZyYGc2kpBfN/Uzefg3rrm4RG55V4fryITX9bhV/CmUX0OxQvJRnTfY57JuS+t1+cs=; 25:ugZu27P2ZizhVCNSeaScl39prx0QdOoSHxG4GQnbsNxoaTe+qBFXlHqP4X3UlS9jAZbex1X2hd0t4zA1q2VHEZQ+MaUI7F4QqF45KZc/DVGXXY6ji6z7ic5JC/W1i6Iu11U30MyZU9zhlYhLdeQjTEHn60PY1slJUTml0d3GYHcec1uXHgWSNwleko60Mvh8q032hUw7C9/X1GuUCw25Hei8a1pDbJCc6SLfhYZ8vsaSCC48CdKG7O3b1NjYkxcDimaGrq29W+tg+rcRh4nQzNadshwR1iwrW4cJG8QjrhyD0ZxoXGOImIPnHTPMZxCqb5j0L2+tuvos461uhxXzzFd+doDV2ATVev6UoGSwrSY= X-MS-TrafficTypeDiagnostic: CY1PR02MB1335: X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1335; 31:VMnKqJA2ju2BxKMYtc5XEORx1xvwMvK/xZXFS2FP2xpKmtEeO5ZpA6SqBtf8QWXhkAmSIL9N4d3mL3Zec2c+PDiSwTOAKKMgDW4o6gb28KQkBy//FsrItX4Utd+eFmO8hVPHNorSGvij2c0b2mZ/T8Axc5bYwBv3DZCQSl/UCGw67Gf/kw6VijLl2n79ouXU4Qk9GpMQgHgB2w1r9uSnMnf7bMivBdfvm7Ova12IoGI=; 20:JU5cZgn1FeLQUInHUllLkQ+BW6GYz6Ki5Gw3VFiRhf+2sew65rLhC65FZ60rDTuHozS7UBic6XGU1Qcaqo65MkHL3/k9LUaTcvU+bpEYAehzWkx+xdTgEFrTSFjrZ2aKNx5qRN1gYTqU2UslsHwwYqsx8oFnGnXRCR2N9N2SS53tr7g98E7mrV5bmTxYyXrfP/4mZJruBFilOYiQGmi7n97toPM7b6CwsWV+TYwX/eeXuTvl3aWrHxLCLHNT46V7sNlnG8n2RMDmf+3aVf2GhWhdw5NL9IKrXdmsVapJwIqBuK7Knc/pBFOk4PhmDmF44MKfPbmWgLiO7bDiFRRKSx1FLBR3P18RFP3sgqPrD68M5Q2Ti4heBYlCzGXAVRy4IrANkmzMDDFXUjehNvVrdtiSxD26iWksVOYZo43A1UQmBzZmypVApWFK5O/3sfyo0Qxyzo2H6IjDSc9DDH3rvnU27Hup7LqW+7PF6cW9/ohbGByfkbXQb72ADjcz2nMd X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(5005006)(8121501046)(10201501046)(3002001)(3231020)(100000703101)(100105400095)(93006095)(93004095)(6055026)(6041248)(20161123562025)(20161123558100)(20161123560025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123555025)(20161123564025)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:CY1PR02MB1335; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:CY1PR02MB1335; X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1335; 4:/EsAA02yyMNn+75vzNYy02na5X9VFyc2HuFtxGA+i0WnO2Ti7SzaYUqeDnn+FnHr3Ku69SONxLlvW3PzsVOBcNur3YZK1kI8j33jp0vcrSmG8IVYD5LpQ5aVk2zdjLcDMVP7/PO51ym+YVg+U69zk/ycaf3zx/YzpG1rJHE7Q0UgBV8GbV8XV0xq/C4gDLi8AdsyEkj016TKMWXSw9V+RXbHlAGjJFlsYEKCpATzvvDtxDso4lMcMxE/zNDCg5vWzWpowEmU3fc7zAdzEgaxjhs001BzvYdNPerMA+EaxJA= X-Forefront-PRVS: 047001DADA X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR02MB1335; 23:hp8ojtXoSKHDb+i+wPo22xSE59JyKsjAyrD4FoPbV?= pBBs51e+c7cLLHRMNZccgNLE4610rXZCn+4/PWFP4CZssbhgISln46k+VtLEeA0B/Ztto1e+moGoHRfZH7MlxqCNTsLguQ1mv5wId27m9rmV3Bp2KOzBpLfA6dpptJLgUgUDBL9SqT6bRSS+CpEARvS5ErDx79iz+YYYIvvVArj6VLZ/NCgsozYp5appbG6YtnR4IwcRM17hqMa4tOQ+RijQfzOrzVsIjAOo2jNR9qVum9wPpx75ARo5M8/0EsKovzzDk0ic/v99tqU7Re8iNP8RzMJlchlInctFn7SQxOe+jZQgyuSYjyw+ziC2SKmMS5AGu4u7yX2Zyl5d1bGigLTYQ32g8tpjvUFsuyPdWgrPzB9GT/YdmBvz4giIY7hN9P/3wOzTNcpGy8NocwIJkryoGgBOBRA5gXvAAE0BusFzkVq145gL9Y1wQXdhFV/TmhZw15d8TVWX5cjkzfEoVzA7A+egHBdfiIyavu5M7AdCxwSKKtBV91jK94/NZSOM5MjeBBlEe/6UZkcgXVie7uBFxbIsBFFjyUirON22etlUT1dQCa4MdC+YXmIZnNVXRayRKzTV18c1bLq2qRsKYVc8ZOGNXgVwBgNWbj+am5fv0uQFEuAITeW+74dlsfgmWIYmYbHb6hprGRvW2O+w/bxaf5RCNtw9a6sHJJ7JzlNHo2AWi6o+8fSKs+Asru+j3X9hcEG6UeYiiYdvV+Gw7j3ABP/A7Ygx1xCRmbWy2A8xWiWKpqzFjtDipu+il4OdgQpkRinTNJvZefRU0vaMTx8IqdiceeTh0silxXJsGMxraIUYusDB8Ck29UvsZneU3gjwKGRHCliRoPBpsJd1vYDrx4vJiIcsn8DFaAgkdnoDSXn464A7Hs8qQqH29HxECBVW5f4ULkuedqwiMMXTYodLvZ5ORQ6q5vngQPp0/qbGEtPMSBDK7zaOldqvKvNNBxiVt9FltrHM79Pi+MjB4drND5ZEuuOcMnBTos1SiXWik0LoO0s2a4H8SqjcH0zOao= X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1335; 6:+UJa5A22bpoN8FUF9jEvDcv65300hZdW0TAUPb/MrQkLmCl2KOZeLAGLblgWgY7sL3vb79j8sdLE/1qgbEC5BykHJnzCiryAsqLjddt3Et1llio3MzC8jRZ/3si4aQeDOPQ50qEvH81l0RY++5pcLgv2EoQPVIoHblaUFW30weql3ZB8YmsnYsbQ0GkE3xwd9d5j7pCFljEB8i5I0Bd346WKDhFHVw2/b0qbark/OYBH3To2nxfkfbduG22j/O4q3Hov7vCosak51jbXlGH5KNCrgOFK8BwbJIybwncN9K4X2jwzuslgIUkyi3D+SYr34ixn9PDzbAGHINZlijZ7WA==; 5:wlGeLndIDmeQ3+4I+zbbK1oalb3XODQcKwdKo0D1Ku+I4s1DA85bPUfLoq8qZam500HdQPM572Jy/GJQkD/jVHbTldq5gEZ5bny7S7Zb55K9WhRGIZ9d1Ko2BVTksV6tZ21hkp8qBuP681bdS3BN+Z/hyKqv4mvqD8LHGnzcrCo=; 24:/wuShWYwBQ4i9eVpqt5SXZYQ43ku8mSgs/fFweceObopSYQz0Gu1TvQi5CKpAb9GTW1RtlhzSvHacvBsAijYPCLiVVqLOMkv+jJdmuVz3sI=; 7:SrfGEfTEdp5O1/eqwLezV/7942SG60tHSqy95Ap7rLrkT2EjqBvSR8S0WzbqPKhy2ntnKrCGl16s/w9r8AAYAY/4Eemewcmm5812GR0UsnYg9nx2wn0YfA0XIWRhpEVO8AGq50MVy7sCiX9QsHruZZkA//cGYofYHWUdrqeWExHqDFOrN+eZSOB5E76Azdegm51O1vXoaFmDpW5xUh1fL4m6nYufHf2kpF/MrDbxAYc= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Oct 2017 10:03:03.7370 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 84763401-438f-4f73-7622-08d51ac66ad9 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.60.100]; Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR02MB1335 Cc: liambeguin@gmail.com, Siva Durga Prasad Paladugu Subject: [U-Boot] [UBOOT PATCH 1/2] spi: zynqmp_qspi: Add support for ZynqMP qspi driver X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" This patch adds qspi driver support for ZynqMP SoC. This driver is responsible for communicating with qspi flash devices. Signed-off-by: Siva Durga Prasad Paladugu --- arch/arm/cpu/armv8/zynqmp/Kconfig | 7 + drivers/spi/Makefile | 1 + drivers/spi/zynqmp_qspi.c | 817 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 825 insertions(+) create mode 100644 drivers/spi/zynqmp_qspi.c diff --git a/arch/arm/cpu/armv8/zynqmp/Kconfig b/arch/arm/cpu/armv8/zynqmp/Kconfig index 5ffc9f6..278248a 100644 --- a/arch/arm/cpu/armv8/zynqmp/Kconfig +++ b/arch/arm/cpu/armv8/zynqmp/Kconfig @@ -50,6 +50,13 @@ config BOOT_INIT_FILE Add register writes to boot.bin format (max 256 pairs). Expect a table of register-value pairs, e.g. "0x12345678 0x4321" +config ZYNQMP_QSPI + bool "Configure ZynqMP QSPI" + select DM_SPI + help + This option is used to enable ZynqMP QSPI controller driver which + is used to communicate with qspi flash devices. + config ZYNQMP_USB bool "Configure ZynqMP USB" diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index ad56203..b465c71 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -50,3 +50,4 @@ obj-$(CONFIG_TI_QSPI) += ti_qspi.o obj-$(CONFIG_XILINX_SPI) += xilinx_spi.o obj-$(CONFIG_ZYNQ_SPI) += zynq_spi.o obj-$(CONFIG_ZYNQ_QSPI) += zynq_qspi.o +obj-$(CONFIG_ZYNQMP_QSPI) += zynqmp_qspi.o diff --git a/drivers/spi/zynqmp_qspi.c b/drivers/spi/zynqmp_qspi.c new file mode 100644 index 0000000..7ec669e --- /dev/null +++ b/drivers/spi/zynqmp_qspi.c @@ -0,0 +1,817 @@ +/* + * (C) Copyright 2014 - 2015 Xilinx + * + * Xilinx ZynqMP Quad-SPI(QSPI) controller driver (master mode only) + * + * SPDX-License-Identifier: GPL-2.0 + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include "../mtd/spi/sf_internal.h" +#include + +DECLARE_GLOBAL_DATA_PTR; + +#define ZYNQMP_QSPI_GFIFO_STRT_MODE_MASK BIT(29) +#define ZYNQMP_QSPI_CONFIG_MODE_EN_MASK (3 << 30) +#define ZYNQMP_QSPI_CONFIG_DMA_MODE (2 << 30) +#define ZYNQMP_QSPI_CONFIG_CPHA_MASK BIT(2) +#define ZYNQMP_QSPI_CONFIG_CPOL_MASK BIT(1) + +/* QSPI MIO's count for different connection topologies */ +#define ZYNQMP_QSPI_MIO_NUM_QSPI0 6 +#define ZYNQMP_QSPI_MIO_NUM_QSPI1 5 +#define ZYNQMP_QSPI_MIO_NUM_QSPI1_CS 1 + +/* + * QSPI Interrupt Registers bit Masks + * + * All the four interrupt registers (Status/Mask/Enable/Disable) have the same + * bit definitions. + */ +#define ZYNQMP_QSPI_IXR_TXNFULL_MASK 0x00000004 /* QSPI TX FIFO Overflow */ +#define ZYNQMP_QSPI_IXR_TXFULL_MASK 0x00000008 /* QSPI TX FIFO is full */ +#define ZYNQMP_QSPI_IXR_RXNEMTY_MASK 0x00000010 /* QSPI RX FIFO Not Empty */ +#define ZYNQMP_QSPI_IXR_GFEMTY_MASK 0x00000080 /* QSPI Generic FIFO Empty */ +#define ZYNQMP_QSPI_IXR_ALL_MASK (ZYNQMP_QSPI_IXR_TXNFULL_MASK | \ + ZYNQMP_QSPI_IXR_RXNEMTY_MASK) + +/* + * QSPI Enable Register bit Masks + * + * This register is used to enable or disable the QSPI controller + */ +#define ZYNQMP_QSPI_ENABLE_ENABLE_MASK 0x00000001 /* QSPI Enable Bit Mask */ + +#define ZYNQMP_QSPI_GFIFO_LOW_BUS BIT(14) +#define ZYNQMP_QSPI_GFIFO_CS_LOWER BIT(12) +#define ZYNQMP_QSPI_GFIFO_UP_BUS BIT(15) +#define ZYNQMP_QSPI_GFIFO_CS_UPPER BIT(13) +#define ZYNQMP_QSPI_SPI_MODE_QSPI (3 << 10) +#define ZYNQMP_QSPI_SPI_MODE_SPI BIT(10) +#define ZYNQMP_QSPI_SPI_MODE_DUAL_SPI (2 << 10) +#define ZYNQMP_QSPI_IMD_DATA_CS_ASSERT 5 +#define ZYNQMP_QSPI_IMD_DATA_CS_DEASSERT 5 +#define ZYNQMP_QSPI_GFIFO_TX BIT(16) +#define ZYNQMP_QSPI_GFIFO_RX BIT(17) +#define ZYNQMP_QSPI_GFIFO_STRIPE_MASK BIT(18) +#define ZYNQMP_QSPI_GFIFO_IMD_MASK 0xFF +#define ZYNQMP_QSPI_GFIFO_EXP_MASK BIT(9) +#define ZYNQMP_QSPI_GFIFO_DATA_XFR_MASK BIT(8) +#define ZYNQMP_QSPI_STRT_GEN_FIFO BIT(28) +#define ZYNQMP_QSPI_GEN_FIFO_STRT_MOD BIT(29) +#define ZYNQMP_QSPI_GFIFO_WP_HOLD BIT(19) +#define ZYNQMP_QSPI_BAUD_DIV_MASK (7 << 3) +#define ZYNQMP_QSPI_DFLT_BAUD_RATE_DIV BIT(3) +#define ZYNQMP_QSPI_GFIFO_ALL_INT_MASK 0xFBE +#define ZYNQMP_QSPI_DMA_DST_I_STS_DONE BIT(1) +#define ZYNQMP_QSPI_DMA_DST_I_STS_MASK 0xFE +#define MODEBITS 0x6 + +#define QUAD_OUT_READ_CMD 0x6B +#define QUAD_PAGE_PROGRAM_CMD 0x32 +#define DUAL_OUTPUT_FASTRD_CMD 0x3B + +#define ZYNQMP_QSPI_GFIFO_SELECT BIT(0) + +#define ZYNQMP_QSPI_FIFO_THRESHOLD 1 + +#define SPI_XFER_ON_BOTH 0 +#define SPI_XFER_ON_LOWER 1 +#define SPI_XFER_ON_UPPER 2 + +#define ZYNQMP_QSPI_DMA_ALIGN 0x4 +#define ZYNQMP_QSPI_MAX_BAUD_RATE_VAL 7 +#define ZYNQMP_QSPI_DFLT_BAUD_RATE_VAL 2 + +#define ZYNQMP_QSPI_TIMEOUT 100000000 + +/* QSPI register offsets */ +struct zynqmp_qspi_regs { + u32 confr; /* 0x00 */ + u32 isr; /* 0x04 */ + u32 ier; /* 0x08 */ + u32 idisr; /* 0x0C */ + u32 imaskr; /* 0x10 */ + u32 enbr; /* 0x14 */ + u32 dr; /* 0x18 */ + u32 txd0r; /* 0x1C */ + u32 drxr; /* 0x20 */ + u32 sicr; /* 0x24 */ + u32 txftr; /* 0x28 */ + u32 rxftr; /* 0x2C */ + u32 gpior; /* 0x30 */ + u32 reserved0; /* 0x34 */ + u32 lpbkdly; /* 0x38 */ + u32 reserved1; /* 0x3C */ + u32 genfifo; /* 0x40 */ + u32 gqspisel; /* 0x44 */ + u32 reserved2; /* 0x48 */ + u32 gqfifoctrl; /* 0x4C */ + u32 gqfthr; /* 0x50 */ + u32 gqpollcfg; /* 0x54 */ + u32 gqpollto; /* 0x58 */ + u32 gqxfersts; /* 0x5C */ + u32 gqfifosnap; /* 0x60 */ + u32 gqrxcpy; /* 0x64 */ + u32 reserved3[36]; /* 0x68 */ + u32 gqspidlyadj; /* 0xF8 */ +}; + +struct zynqmp_qspi_dma_regs { + u32 dmadst; /* 0x00 */ + u32 dmasize; /* 0x04 */ + u32 dmasts; /* 0x08 */ + u32 dmactrl; /* 0x0C */ + u32 reserved0; /* 0x10 */ + u32 dmaisr; /* 0x14 */ + u32 dmaier; /* 0x18 */ + u32 dmaidr; /* 0x1C */ + u32 dmaimr; /* 0x20 */ + u32 dmactrl2; /* 0x24 */ + u32 dmadstmsb; /* 0x28 */ +}; + +struct zynqmp_qspi_platdata { + struct zynqmp_qspi_regs *regs; + struct zynqmp_qspi_dma_regs *dma_regs; + u32 frequency; + u32 speed_hz; + unsigned int tx_rx_mode; +}; + +struct zynqmp_qspi_priv { + struct zynqmp_qspi_regs *regs; + struct zynqmp_qspi_dma_regs *dma_regs; + u8 mode; + const void *tx_buf; + void *rx_buf; + unsigned int len; + int bytes_to_transfer; + int bytes_to_receive; + unsigned int is_inst; + unsigned int cs_change:1; +}; + +static u8 last_cmd; + +static int zynqmp_qspi_ofdata_to_platdata(struct udevice *bus) +{ + struct zynqmp_qspi_platdata *plat = bus->platdata; + u32 mode = 0; + u32 value; + int ret; + struct clk clk; + unsigned long clock; + + debug("%s\n", __func__); + + plat->regs = (struct zynqmp_qspi_regs *)(devfdt_get_addr(bus) + 0x100); + plat->dma_regs = (struct zynqmp_qspi_dma_regs *)(devfdt_get_addr(bus) + + 0x800); + + ret = clk_get_by_index(bus, 0, &clk); + if (ret < 0) { + dev_err(dev, "failed to get clock\n"); + return ret; + } + + clock = clk_get_rate(&clk); + if (IS_ERR_VALUE(clock)) { + dev_err(dev, "failed to get rate\n"); + return clock; + } + debug("%s: CLK %ld\n", __func__, clock); + + ret = clk_enable(&clk); + if (ret && ret != -ENOSYS) { + dev_err(dev, "failed to enable clock\n"); + return ret; + } + + value = dev_read_u32_default(bus, "spi-rx-bus-width", 1); + switch (value) { + case 1: + break; + case 2: + mode |= SPI_RX_DUAL; + break; + case 4: + mode |= SPI_RX_QUAD; + break; + default: + printf("Invalid spi-rx-bus-width %d\n", value); + break; + } + + value = dev_read_u32_default(bus, "spi-tx-bus-width", 1); + switch (value) { + case 1: + break; + case 2: + mode |= SPI_TX_DUAL; + break; + case 4: + mode |= SPI_TX_QUAD; + break; + default: + printf("Invalid spi-tx-bus-width %d\n", value); + break; + } + + plat->tx_rx_mode = mode; + + plat->frequency = clock; + plat->speed_hz = plat->frequency; + + return 0; +} + +static void zynqmp_qspi_init_hw(struct zynqmp_qspi_priv *priv) +{ + u32 config_reg; + struct zynqmp_qspi_regs *regs = priv->regs; + + writel(ZYNQMP_QSPI_GFIFO_SELECT, ®s->gqspisel); + writel(ZYNQMP_QSPI_GFIFO_ALL_INT_MASK, ®s->idisr); + writel(ZYNQMP_QSPI_FIFO_THRESHOLD, ®s->txftr); + writel(ZYNQMP_QSPI_FIFO_THRESHOLD, ®s->rxftr); + writel(ZYNQMP_QSPI_GFIFO_ALL_INT_MASK, ®s->isr); + + config_reg = readl(®s->confr); + config_reg &= ~(ZYNQMP_QSPI_GFIFO_STRT_MODE_MASK | + ZYNQMP_QSPI_CONFIG_MODE_EN_MASK); + config_reg |= ZYNQMP_QSPI_CONFIG_DMA_MODE | + ZYNQMP_QSPI_GFIFO_WP_HOLD | + ZYNQMP_QSPI_DFLT_BAUD_RATE_DIV; + writel(config_reg, ®s->confr); + + writel(ZYNQMP_QSPI_ENABLE_ENABLE_MASK, ®s->enbr); +} + +static u32 zynqmp_qspi_bus_select(struct zynqmp_qspi_priv *priv) +{ + u32 gqspi_fifo_reg = 0; + + gqspi_fifo_reg = ZYNQMP_QSPI_GFIFO_LOW_BUS | + ZYNQMP_QSPI_GFIFO_CS_LOWER; + + return gqspi_fifo_reg; +} + +static void zynqmp_qspi_fill_gen_fifo(struct zynqmp_qspi_priv *priv, + u32 gqspi_fifo_reg) +{ + struct zynqmp_qspi_regs *regs = priv->regs; + u32 reg; + + do { + reg = readl(®s->isr); + } while (!(reg & ZYNQMP_QSPI_IXR_GFEMTY_MASK)); + + writel(gqspi_fifo_reg, ®s->genfifo); +} + +static void zynqmp_qspi_chipselect(struct zynqmp_qspi_priv *priv, int is_on) +{ + u32 gqspi_fifo_reg = 0; + + if (is_on) { + gqspi_fifo_reg = zynqmp_qspi_bus_select(priv); + gqspi_fifo_reg |= ZYNQMP_QSPI_SPI_MODE_SPI | + ZYNQMP_QSPI_IMD_DATA_CS_ASSERT; + } else { + gqspi_fifo_reg = ZYNQMP_QSPI_GFIFO_LOW_BUS; + gqspi_fifo_reg |= ZYNQMP_QSPI_IMD_DATA_CS_DEASSERT; + } + + debug("GFIFO_CMD_CS: 0x%x\n", gqspi_fifo_reg); + + zynqmp_qspi_fill_gen_fifo(priv, gqspi_fifo_reg); +} + +#define GQSPI_BAUD_DIV_SHIFT 2 +#define GQSPI_LPBK_DLY_ADJ_LPBK_SHIFT 5 +#define GQSPI_LPBK_DLY_ADJ_DLY_1 0x2 +#define GQSPI_LPBK_DLY_ADJ_DLY_1_SHIFT 3 +#define GQSPI_LPBK_DLY_ADJ_DLY_0 0x3 +#define GQSPI_USE_DATA_DLY 0x1 +#define GQSPI_USE_DATA_DLY_SHIFT 31 +#define GQSPI_DATA_DLY_ADJ_VALUE 0x2 +#define GQSPI_DATA_DLY_ADJ_SHIFT 28 +#define TAP_DLY_BYPASS_LQSPI_RX_VALUE 0x1 +#define TAP_DLY_BYPASS_LQSPI_RX_SHIFT 2 +#define GQSPI_DATA_DLY_ADJ_OFST 0x000001F8 +#define IOU_TAPDLY_BYPASS_OFST 0xFF180390 +#define GQSPI_LPBK_DLY_ADJ_USE_LPBK_MASK 0x00000020 +#define GQSPI_FREQ_40MHZ 40000000 +#define GQSPI_FREQ_100MHZ 100000000 +#define GQSPI_FREQ_150MHZ 150000000 +#define IOU_TAPDLY_BYPASS_MASK 0x7 + +void zynqmp_qspi_set_tapdelay(struct udevice *bus, u32 baudrateval) +{ + struct zynqmp_qspi_platdata *plat = bus->platdata; + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + struct zynqmp_qspi_regs *regs = priv->regs; + u32 tapdlybypass = 0, lpbkdlyadj = 0, datadlyadj = 0, clk_rate; + u32 reqhz = 0; + + clk_rate = plat->frequency; + reqhz = (clk_rate / (GQSPI_BAUD_DIV_SHIFT << baudrateval)); + + debug("%s, req_hz:%d, clk_rate:%d, baudrateval:%d\n", + __func__, reqhz, clk_rate, baudrateval); + + if (reqhz < GQSPI_FREQ_40MHZ) { + zynqmp_mmio_read(IOU_TAPDLY_BYPASS_OFST, &tapdlybypass); + tapdlybypass |= (TAP_DLY_BYPASS_LQSPI_RX_VALUE << + TAP_DLY_BYPASS_LQSPI_RX_SHIFT); + } else if (reqhz < GQSPI_FREQ_100MHZ) { + zynqmp_mmio_read(IOU_TAPDLY_BYPASS_OFST, &tapdlybypass); + tapdlybypass |= (TAP_DLY_BYPASS_LQSPI_RX_VALUE << + TAP_DLY_BYPASS_LQSPI_RX_SHIFT); + lpbkdlyadj = readl(®s->lpbkdly); + lpbkdlyadj |= (GQSPI_LPBK_DLY_ADJ_USE_LPBK_MASK); + datadlyadj = readl(®s->gqspidlyadj); + datadlyadj |= ((GQSPI_USE_DATA_DLY << GQSPI_USE_DATA_DLY_SHIFT) + | (GQSPI_DATA_DLY_ADJ_VALUE << + GQSPI_DATA_DLY_ADJ_SHIFT)); + } else if (reqhz < GQSPI_FREQ_150MHZ) { + lpbkdlyadj = readl(®s->lpbkdly); + lpbkdlyadj |= ((GQSPI_LPBK_DLY_ADJ_USE_LPBK_MASK) | + GQSPI_LPBK_DLY_ADJ_DLY_0); + } + + zynqmp_mmio_write(IOU_TAPDLY_BYPASS_OFST, IOU_TAPDLY_BYPASS_MASK, + tapdlybypass); + writel(lpbkdlyadj, ®s->lpbkdly); + writel(datadlyadj, ®s->gqspidlyadj); +} + +static int zynqmp_qspi_set_speed(struct udevice *bus, uint speed) +{ + struct zynqmp_qspi_platdata *plat = bus->platdata; + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + struct zynqmp_qspi_regs *regs = priv->regs; + u32 confr; + u8 baud_rate_val = 0; + + debug("%s\n", __func__); + if (speed > plat->frequency) + speed = plat->frequency; + + /* Set the clock frequency */ + confr = readl(®s->confr); + if (speed == 0) { + /* Set baudrate x8, if the freq is 0 */ + baud_rate_val = ZYNQMP_QSPI_DFLT_BAUD_RATE_VAL; + } else if (plat->speed_hz != speed) { + while ((baud_rate_val < 8) && + ((plat->frequency / + (2 << baud_rate_val)) > speed)) + baud_rate_val++; + + if (baud_rate_val > ZYNQMP_QSPI_MAX_BAUD_RATE_VAL) + baud_rate_val = ZYNQMP_QSPI_DFLT_BAUD_RATE_VAL; + + plat->speed_hz = plat->frequency / (2 << baud_rate_val); + } + confr &= ~ZYNQMP_QSPI_BAUD_DIV_MASK; + confr |= (baud_rate_val << 3); + writel(confr, ®s->confr); + + zynqmp_qspi_set_tapdelay(bus, baud_rate_val); + debug("regs=%p, speed=%d\n", priv->regs, plat->speed_hz); + + return 0; +} + +static int zynqmp_qspi_child_pre_probe(struct udevice *bus) +{ + struct spi_slave *slave = dev_get_parent_priv(bus); + struct zynqmp_qspi_platdata *plat = dev_get_platdata(bus->parent); + + slave->option = SF_SINGLE_FLASH; + slave->mode = plat->tx_rx_mode; + + return 0; +} + +static int zynqmp_qspi_probe(struct udevice *bus) +{ + struct zynqmp_qspi_platdata *plat = dev_get_platdata(bus); + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + + debug("%s: bus:%p, priv:%p\n", __func__, bus, priv); + + priv->regs = plat->regs; + priv->dma_regs = plat->dma_regs; + + /* init the zynq spi hw */ + zynqmp_qspi_init_hw(priv); + + return 0; +} + +static int zynqmp_qspi_set_mode(struct udevice *bus, uint mode) +{ + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + struct zynqmp_qspi_regs *regs = priv->regs; + u32 confr; + + debug("%s\n", __func__); + /* Set the SPI Clock phase and polarities */ + confr = readl(®s->confr); + confr &= ~(ZYNQMP_QSPI_CONFIG_CPHA_MASK | + ZYNQMP_QSPI_CONFIG_CPOL_MASK); + + if (priv->mode & SPI_CPHA) + confr |= ZYNQMP_QSPI_CONFIG_CPHA_MASK; + if (priv->mode & SPI_CPOL) + confr |= ZYNQMP_QSPI_CONFIG_CPOL_MASK; + + //writel(confr, ®s->confr); + priv->mode = mode; + + debug("regs=%p, mode=%d\n", priv->regs, priv->mode); + + return 0; +} + +static int zynqmp_qspi_fill_tx_fifo(struct zynqmp_qspi_priv *priv, u32 size) +{ + u32 data; + u32 timeout = ZYNQMP_QSPI_TIMEOUT; + struct zynqmp_qspi_regs *regs = priv->regs; + u32 *buf = (u32 *)priv->tx_buf; + u32 len = size; + + debug("TxFIFO: 0x%x, size: 0x%x\n", readl(®s->isr), + size); + + while (size && timeout) { + if (readl(®s->isr) & + ZYNQMP_QSPI_IXR_TXNFULL_MASK) { + if (size >= 4) { + writel(*buf, ®s->txd0r); + buf++; + size -= 4; + } else { + switch (size) { + case 1: + data = *((u8 *)buf); + buf += 1; + data |= 0xFFFFFF00; + break; + case 2: + data = *((u16 *)buf); + buf += 2; + data |= 0xFFFF0000; + break; + case 3: + data = *((u16 *)buf); + buf += 2; + data |= (*((u8 *)buf) << 16); + buf += 1; + data |= 0xFF000000; + break; + } + writel(data, ®s->txd0r); + size = 0; + } + } else { + udelay(1); + timeout--; + } + } + if (!timeout) { + printf("%s: Timeout\n", __func__); + return -1; + } + + priv->tx_buf += len; + return 0; +} + +static void zynqmp_qspi_genfifo_cmd(struct zynqmp_qspi_priv *priv) +{ + u8 command = 1; + u32 gen_fifo_cmd; + u32 bytecount = 0; + + while (priv->len) { + gen_fifo_cmd = zynqmp_qspi_bus_select(priv); + gen_fifo_cmd |= ZYNQMP_QSPI_GFIFO_TX; + + if (command) { + command = 0; + last_cmd = *(u8 *)priv->tx_buf; + } + + gen_fifo_cmd |= ZYNQMP_QSPI_SPI_MODE_SPI; + gen_fifo_cmd |= *(u8 *)priv->tx_buf; + bytecount++; + priv->len--; + priv->tx_buf = (u8 *)priv->tx_buf + 1; + + debug("GFIFO_CMD_Cmd = 0x%x\n", gen_fifo_cmd); + + zynqmp_qspi_fill_gen_fifo(priv, gen_fifo_cmd); + } +} + +static u32 zynqmp_qspi_calc_exp(struct zynqmp_qspi_priv *priv, + u32 *gen_fifo_cmd) +{ + u32 expval = 8; + u32 len; + + while (1) { + if (priv->len > 255) { + if (priv->len & (1 << expval)) { + *gen_fifo_cmd &= ~ZYNQMP_QSPI_GFIFO_IMD_MASK; + *gen_fifo_cmd |= ZYNQMP_QSPI_GFIFO_EXP_MASK; + *gen_fifo_cmd |= expval; + priv->len -= (1 << expval); + return expval; + } + expval++; + } else { + *gen_fifo_cmd &= ~(ZYNQMP_QSPI_GFIFO_IMD_MASK | + ZYNQMP_QSPI_GFIFO_EXP_MASK); + *gen_fifo_cmd |= (u8)priv->len; + len = (u8)priv->len; + priv->len = 0; + return len; + } + } +} + +static int zynqmp_qspi_genfifo_fill_tx(struct zynqmp_qspi_priv *priv) +{ + u32 gen_fifo_cmd; + u32 len; + int ret = 0; + + gen_fifo_cmd = zynqmp_qspi_bus_select(priv); + gen_fifo_cmd |= ZYNQMP_QSPI_GFIFO_TX | + ZYNQMP_QSPI_GFIFO_DATA_XFR_MASK; + + if (last_cmd == QUAD_PAGE_PROGRAM_CMD) + gen_fifo_cmd |= ZYNQMP_QSPI_SPI_MODE_QSPI; + else + gen_fifo_cmd |= ZYNQMP_QSPI_SPI_MODE_SPI; + + while (priv->len) { + len = zynqmp_qspi_calc_exp(priv, &gen_fifo_cmd); + zynqmp_qspi_fill_gen_fifo(priv, gen_fifo_cmd); + + debug("GFIFO_CMD_TX:0x%x\n", gen_fifo_cmd); + + if (gen_fifo_cmd & ZYNQMP_QSPI_GFIFO_EXP_MASK) + ret = zynqmp_qspi_fill_tx_fifo(priv, + 1 << len); + else + ret = zynqmp_qspi_fill_tx_fifo(priv, + len); + + if (ret) + return ret; + } + return ret; +} + +static int zynqmp_qspi_start_dma(struct zynqmp_qspi_priv *priv, + u32 gen_fifo_cmd, u32 *buf) +{ + u32 addr; + u32 size, len; + u32 timeout = ZYNQMP_QSPI_TIMEOUT; + u32 actuallen = priv->len; + struct zynqmp_qspi_dma_regs *dma_regs = priv->dma_regs; + + writel((unsigned long)buf, &dma_regs->dmadst); + writel(roundup(priv->len, 4), &dma_regs->dmasize); + writel(ZYNQMP_QSPI_DMA_DST_I_STS_MASK, &dma_regs->dmaier); + addr = (unsigned long)buf; + size = roundup(priv->len, ARCH_DMA_MINALIGN); + flush_dcache_range(addr, addr + size); + + while (priv->len) { + len = zynqmp_qspi_calc_exp(priv, &gen_fifo_cmd); + if (!(gen_fifo_cmd & ZYNQMP_QSPI_GFIFO_EXP_MASK) && + (len % 4)) { + gen_fifo_cmd &= ~(0xFF); + gen_fifo_cmd |= (len / 4 + 1) * 4; + } + zynqmp_qspi_fill_gen_fifo(priv, gen_fifo_cmd); + + debug("GFIFO_CMD_RX:0x%x\n", gen_fifo_cmd); + } + + while (timeout) { + if (readl(&dma_regs->dmaisr) & + ZYNQMP_QSPI_DMA_DST_I_STS_DONE) { + writel(ZYNQMP_QSPI_DMA_DST_I_STS_DONE, + &dma_regs->dmaisr); + break; + } + udelay(1); + timeout--; + } + + debug("buf:0x%lx, rxbuf:0x%lx, *buf:0x%x len: 0x%x\n", + (unsigned long)buf, (unsigned long)priv->rx_buf, *buf, + actuallen); + if (!timeout) { + printf("DMA Timeout:0x%x\n", readl(&dma_regs->dmaisr)); + return -1; + } + + if (buf != priv->rx_buf) + memcpy(priv->rx_buf, buf, actuallen); + + return 0; +} + +static int zynqmp_qspi_genfifo_fill_rx(struct zynqmp_qspi_priv *priv) +{ + u32 gen_fifo_cmd; + u32 *buf; + u32 actuallen = priv->len; + + gen_fifo_cmd = zynqmp_qspi_bus_select(priv); + gen_fifo_cmd |= ZYNQMP_QSPI_GFIFO_RX | + ZYNQMP_QSPI_GFIFO_DATA_XFR_MASK; + + if (last_cmd == QUAD_OUT_READ_CMD) + gen_fifo_cmd |= ZYNQMP_QSPI_SPI_MODE_QSPI; + else if (last_cmd == DUAL_OUTPUT_FASTRD_CMD) + gen_fifo_cmd |= ZYNQMP_QSPI_SPI_MODE_DUAL_SPI; + else + gen_fifo_cmd |= ZYNQMP_QSPI_SPI_MODE_SPI; + + /* + * Check if receive buffer is aligned to 4 byte and length + * is multiples of four byte as we are using dma to receive. + */ + if (!((unsigned long)priv->rx_buf & (ZYNQMP_QSPI_DMA_ALIGN - 1)) && + !(actuallen % ZYNQMP_QSPI_DMA_ALIGN)) { + buf = (u32 *)priv->rx_buf; + return zynqmp_qspi_start_dma(priv, gen_fifo_cmd, buf); + } + + ALLOC_CACHE_ALIGN_BUFFER(u8, tmp, roundup(priv->len, + ZYNQMP_QSPI_DMA_ALIGN)); + buf = (u32 *)tmp; + return zynqmp_qspi_start_dma(priv, gen_fifo_cmd, buf); +} + +static int zynqmp_qspi_start_transfer(struct zynqmp_qspi_priv *priv) +{ + int ret = 0; + + if (priv->is_inst) { + if (priv->tx_buf) + zynqmp_qspi_genfifo_cmd(priv); + else + ret = -1; + } else { + if (priv->tx_buf) + ret = zynqmp_qspi_genfifo_fill_tx(priv); + else if (priv->rx_buf) + ret = zynqmp_qspi_genfifo_fill_rx(priv); + else + ret = -1; + } + return ret; +} + +static int zynqmp_qspi_transfer(struct zynqmp_qspi_priv *priv) +{ + static unsigned int cs_change = 1; + int status = 0; + + debug("%s\n", __func__); + + while (1) { + /* Select the chip if required */ + if (cs_change) + zynqmp_qspi_chipselect(priv, 1); + + cs_change = priv->cs_change; + + if (!priv->tx_buf && !priv->rx_buf && priv->len) { + status = -1; + break; + } + + /* Request the transfer */ + if (priv->len) { + status = zynqmp_qspi_start_transfer(priv); + priv->is_inst = 0; + if (status < 0) + break; + } + + if (cs_change) + /* Deselect the chip */ + zynqmp_qspi_chipselect(priv, 0); + break; + } + + return status; +} + +static int zynqmp_qspi_claim_bus(struct udevice *dev) +{ + struct udevice *bus = dev->parent; + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + struct zynqmp_qspi_regs *regs = priv->regs; + + debug("%s\n", __func__); + writel(ZYNQMP_QSPI_ENABLE_ENABLE_MASK, ®s->enbr); + + return 0; +} + +static int zynqmp_qspi_release_bus(struct udevice *dev) +{ + struct udevice *bus = dev->parent; + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + struct zynqmp_qspi_regs *regs = priv->regs; + + debug("%s\n", __func__); + writel(~ZYNQMP_QSPI_ENABLE_ENABLE_MASK, ®s->enbr); + + return 0; +} + +int zynqmp_qspi_xfer(struct udevice *dev, unsigned int bitlen, const void *dout, + void *din, unsigned long flags) +{ + struct udevice *bus = dev->parent; + struct zynqmp_qspi_priv *priv = dev_get_priv(bus); + + debug("%s: priv: 0x%08lx bitlen: %d dout: 0x%08lx ", __func__, + (unsigned long)priv, bitlen, (unsigned long)dout); + debug("din: 0x%08lx flags: 0x%lx\n", (unsigned long)din, flags); + + priv->tx_buf = dout; + priv->rx_buf = din; + priv->len = bitlen / 8; + + /* + * Festering sore. + * Assume that the beginning of a transfer with bits to + * transmit must contain a device command. + */ + if (dout && flags & SPI_XFER_BEGIN) + priv->is_inst = 1; + else + priv->is_inst = 0; + + if (flags & SPI_XFER_END) + priv->cs_change = 1; + else + priv->cs_change = 0; + + zynqmp_qspi_transfer(priv); + + return 0; +} + +static const struct dm_spi_ops zynqmp_qspi_ops = { + .claim_bus = zynqmp_qspi_claim_bus, + .release_bus = zynqmp_qspi_release_bus, + .xfer = zynqmp_qspi_xfer, + .set_speed = zynqmp_qspi_set_speed, + .set_mode = zynqmp_qspi_set_mode, +}; + +static const struct udevice_id zynqmp_qspi_ids[] = { + { .compatible = "xlnx,zynqmp-qspi-1.0" }, + { } +}; + +U_BOOT_DRIVER(zynqmp_qspi) = { + .name = "zynqmp_qspi", + .id = UCLASS_SPI, + .of_match = zynqmp_qspi_ids, + .ops = &zynqmp_qspi_ops, + .ofdata_to_platdata = zynqmp_qspi_ofdata_to_platdata, + .platdata_auto_alloc_size = sizeof(struct zynqmp_qspi_platdata), + .priv_auto_alloc_size = sizeof(struct zynqmp_qspi_priv), + .probe = zynqmp_qspi_probe, + .child_pre_probe = zynqmp_qspi_child_pre_probe, +}; From patchwork Tue Oct 24 10:03:58 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Siva Durga Prasad Paladugu X-Patchwork-Id: 829855 X-Patchwork-Delegate: monstr@monstr.eu Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.b="DCmKfniw"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 3yLpkH19Hpz9sDB for ; Tue, 24 Oct 2017 21:03:19 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id CA9CAC21DB2; Tue, 24 Oct 2017 10:03:13 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.8 required=5.0 tests=BAD_ENC_HEADER, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_PASS,T_DKIM_INVALID, UPPERCASE_50_75 autolearn=no autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 8476FC21C73; Tue, 24 Oct 2017 10:03:10 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 333CFC21C93; Tue, 24 Oct 2017 10:03:09 +0000 (UTC) Received: from NAM03-DM3-obe.outbound.protection.outlook.com (mail-dm3nam03on0086.outbound.protection.outlook.com [104.47.41.86]) by lists.denx.de (Postfix) with ESMTPS id 948B5C21C34 for ; Tue, 24 Oct 2017 10:03:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=YAXVOX6F+l3Z8vQM9HSyChSaEAoMaCcIq5GJ1MtQbos=; b=DCmKfniwbcaknGZBGeyg6IYzUso8wOvgL9WnND166s0BuZan++Z5Gz6YKbHIuY+OIgi2+50TwKM/3kRo5QedZ3d3FQHHZmzj727Wr8Gta4whyfvbQt0CiTTYaryuGk1FEQIZIIKIqTsUYz3aObJpRRl2UHZHT7Cpc7Z9jkbSeT8= Received: from SN4PR0201CA0044.namprd02.prod.outlook.com (10.162.76.30) by CY1PR02MB1336.namprd02.prod.outlook.com (10.161.170.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.156.4; Tue, 24 Oct 2017 10:03:04 +0000 Received: from CY1NAM02FT021.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e45::203) by SN4PR0201CA0044.outlook.office365.com (2603:10b6:803:2e::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.156.4 via Frontend Transport; Tue, 24 Oct 2017 10:03:04 +0000 Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; lists.denx.de; dkim=none (message not signed) header.d=none;lists.denx.de; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.100 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.100; helo=xsj-pvapsmtpgw02; Received: from xsj-pvapsmtpgw02 (149.199.60.100) by CY1NAM02FT021.mail.protection.outlook.com (10.152.75.187) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.156.4 via Frontend Transport; Tue, 24 Oct 2017 10:03:03 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66]:39796 helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw02 with esmtp (Exim 4.63) (envelope-from ) id 1e6w34-00022Z-Qm; Tue, 24 Oct 2017 03:03:02 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1e6w34-0006MQ-Mv; Tue, 24 Oct 2017 03:03:02 -0700 Received: from [172.23.16.240] (helo=xhdsivadur40.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1e6w2v-0006Ib-CB; Tue, 24 Oct 2017 03:02:53 -0700 From: Siva Durga Prasad Paladugu To: Date: Tue, 24 Oct 2017 15:33:58 +0530 Message-ID: <1508839438-5965-2-git-send-email-sivadur@xilinx.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1508839438-5965-1-git-send-email-sivadur@xilinx.com> References: <1508839438-5965-1-git-send-email-sivadur@xilinx.com> X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.1.0.1062-23414.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.100; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(376002)(346002)(39860400002)(2980300002)(438002)(189002)(199003)(4326008)(50986999)(63266004)(36386004)(8936002)(356003)(305945005)(77096006)(36756003)(81166006)(81156014)(76176999)(106466001)(8676002)(5003940100001)(189998001)(107886003)(50466002)(48376002)(39060400002)(50226002)(5660300001)(54906003)(316002)(478600001)(106002)(9786002)(2906002)(33646002)(2351001)(6916009)(47776003)(2950100002)(16586007)(107986001)(217873001)(5001870100001); DIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR02MB1336; H:xsj-pvapsmtpgw02; FPR:; SPF:Pass; PTR:xapps1.xilinx.com,unknown-60-100.xilinx.com; MX:1; A:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; CY1NAM02FT021; 1:caAPyNqgl36AjpQzRP2DxGzrk3+lzs3yrX9hQ7BVffOFODP/KUvr7HMIk/YumJjs/Z0n15oUrdNEJ3PddstlbqoDDs6/kqut9fptwKM7O60vux4qz75lIYLFsiizbHri MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5bbbb616-b6c7-49b6-c0b7-08d51ac66ab3 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(8251501002)(4534020)(4602075)(4627075)(201703031133081)(201702281549075)(2017052603199); SRVR:CY1PR02MB1336; X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1336; 3:zOW1uFAzdHgxRR5kN1XSee94jhM/oXaB0C4PzedULsxXuybBCRrdATuQDERDbZaSRtUyvyGcU6PM37nUgLsgoh8eYzO7Nnvky43Ss1Szb2ErKMqjxoHlM7yfLN3qW4K5SqhNh6EWA7/lp9qoYXustr302qdrCIHrlDw1q/weZnjqALi2cSqvpKq3pwd2JdAuk9Tw83LMX31w40t448j45POMVVYcP+qIkrQUGDrwGMO4mYdmP/Dalbr8rQG9lo0bSiFGJHa48RSwhOWMSACmXJX+82mtHzav9U4iwYwk6uRzljEz/IpypLRunCLsOujS6lNXCEgCJ6s+SBKHV1W4PJ9OgX5lN79ohBOb32bzMmA=; 25:0BX+GziY86+jE2CdF2ynCn6nl1vD8qDK4y0wmgN+LeLMUklK/9exatIzVJJ/kqjnpmPgkrrfgA74XDvF7f7hNnir+94IoJXtyXYqGdIAcmgkr9KK2KSjz5H1gAiY+EpnxrsenfqxICi6TIeqATZrQOFlpK+L50bB5Mo/BkLEhVTANQ9bG6XAjGc/i3gIP/Ak8tyHT9O4lpIZO3Qy2yrpbMwHD7CLBmqcnOIej+OVm63HPyLUGuvCj8Fmza0xTR+cjyzzwdMKtDR+3qtq5z3hRH0C5uZY7085BwOYmzWvsDnCKfk8gtUIZ2T2GFaG9Fq+LPKI/3SWmVwr2doUIZcHih/HHAkPanncQrdy1/3Kmtw= X-MS-TrafficTypeDiagnostic: CY1PR02MB1336: X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1336; 31:R/yML9wtAeek8x1v7YCZudr5k/Sm7u2BAtIAM9ZIg8AThtV23zqpwfPUoDZ2pUqqch/PHgTd7idwsHZq4TilSS83eGUrJVihrsrObuJa5X3JL2PCd3RgJ8DyGaB5W4/1qFbb2y16gQF6XvhOia9GTmZwT7n+WzFNY+Pe15n47KkL6BoVdZu/InWBsSkM0OvaYttJr02GNeemRtKmK4iWQAHAZz90l6CQttKXZOcj+Ro=; 20:G2YQREzEcuyH3/eFTRe1OGoh63z887i5/JVRF/XsLBWJN70udcFDaF2v3Ui7oN81RsH5dQVWfEaBV9/iYuH01D5dmayDM442qQUJWVsWcsCbF8g0fWLuncRo7LLxzJmN2lgfjx+H0MaCtsk0JBIRBZl7O8NLbl0XDWXc/gObTU723c96AYWosMDlWYK4VoBAO/SDoc72sNdMKTYJB2uXs22RaiHV7g5MJFzCwTR1ToWR/qWhSXEJFwd1oiI+8vgsPgAkn9Z+FcREStiGDZN0GKJ8d/8D6f+idku8gA7e4Z3AID/SWGWApxcwyrAPVWXlagEkg9O8It4Yy9m7wFwN3YvMaF0j4k1chzF7kivyjqts4aqWzJiO9lPnDXpjiVgYThlbcBEG7RO4aMx+nwfOEuYe2/DigSSpcry2DSqzrG50tsrDkA3nXz0ydskRwwbZTS7lVk0sccFk9aiq4pR+mZalZtz7a4sCkeA94Pg1w9m7Nrq+g9MUCNtxH+vJ3wql X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(5005006)(8121501046)(10201501046)(3002001)(3231020)(100000703101)(100105400095)(93006095)(93004095)(6055026)(6041248)(20161123562025)(20161123558100)(20161123560025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123555025)(20161123564025)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:CY1PR02MB1336; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:CY1PR02MB1336; X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1336; 4:EovLGCzN72PoEcpoPjPJ/sQLZyXQ3xJl370ntovGdUhSRw68hJFXoTV4MVTlr/Cnt4Q8/ChmZmdbH+L5Ezqxi1AlJ5dvYTmbwmqs8NBDkIyEi8yBGr0G0YBfL+j6b2gi3UJrZGgSXdDXkgOYt3g+OchZGwYvhUK3AAdIl1GCz30AuykjrsMg+ODLqtgpwlvcTZm3Gq+7yMOL4EkOg3a0q6Zs95sC5hp26tF2TkCCqFlpn2LlhbiGz3XQAQcFhNcoLVeiptx35RD2WXQN2+qhcfMQloDChYLKMjUOHojfv3Q= X-Forefront-PRVS: 047001DADA X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR02MB1336; 23:67V46J8hqjAWK74SvXGKKUPF1ZzJ+aenWR5s1rEdP?= vtBPOo9mwsqE1GPwD/pMcV7pR/ep+ZS+K7K6uHm23vQk9N8z9BJmVuCVaJ5eXgsuBPYRN8SISO13+Cnl7/XTLgftoFhR0UBDTpRSpyG4pIx/BAyOvYBpyQluW5DMkWMsWpeXgD24OrP+WoGq7slIQt0+emGYFKYbyfiZU/M+kg3fTQBmtqbVWAgMHIiFZPv9IaAJDz+wzR4zJvx1ZKnVhvkq+NG0JPznKB9hiUQKUK1R+rNZ9net1NgbIcDPKJGlKh/8j6py5IM7DMujIGAGoxPOJuCsdfxzOjzhv6c6NT/1bhBFMhW0xmaCW4wWUPqPgCaC9qlT51nxk3k0SAsz54rH5bscsJlYVNhmbytNHnqpVLB4W2z5t2iNNCdfTVFHyNLotY70W3BoS+0tE63i4yCyWXwFjeS9BdaNQa9WTHOewge6VNb0mH7rpvVaMeMEWJmu1cOdhHDkKUWNA3kO3BJMC8QdN/1zJwp8HsGrzHulX0Ruz0JnCjyQwOcJWtMc/+wGAABs8fK/NUJXLYG7+9gzQe0p7kFnRx9xrjoLTahh1G+zmIL3cq/zl+vB+jY/yL8Z1bvhIzF4EIqHU+04NJ6iwb7r6DY3Tk15sxMQUGZDDvoAaUECFYHDfyNef4S2cb8Ve2wrxjmG+nda/LTsSVnndK85jYJ/ovmcyPTSEU4jdS0GxjBcC1Zy6Xm+IBC7D8lhnSqeIdEpreCROBn/URGL8Rkemp//Qa+dTJeQ06KEV2LMyOOMXZQfhLz9fdtLczsbKo6ABTQX6CwRBtWuCJjxue2HFwGoiBumDEttI44M0pnfniF/nSn/1Z7C7XQXCGNBBinSkx51Si8Bv24gCQFSAODf/eniMOyF5phRhGS/KTn84d+dpKskGMIxAp8nyS80uHXKNAO1lf1QVgYGRiLM2q0m7P68MNBJoP7xQ9rHQ7Ib8b14greVTukzieKXXVCBJiOtYJAc3xe9kQ7c6UWDHsP5Qae34uDUjXT2uIFWN1oJEhL2FAOEeOXOIn3qVfxr4EJrA8d+CcNRvsJU4h7 X-Microsoft-Exchange-Diagnostics: 1; CY1PR02MB1336; 6:mg//GYh0ikiKZCFHa+cJkawkZdtbXTLQuGoDQpZo7l+mKkEyLrTlb6+1q9htNu+TwaQYQdQb8sk005+tYdFiFN0ct9do33Boup16gSG/tRhZr8J0g7zyjmFGhQ16oxfWZJSPJ6f6ZAH/o+ChqS3hMUzIJkJ2HhitU+3UrTHXa0cg/hyL1+tMaOYskTRWoFfzQ78K1372WTOhe6QHHQCK7hU81TkhT2Ro3705/St81m3EYscLfbb8ZP2k1U4zUnhjAF/7iEQdOZKCfnp0y4AEmYAPFjJeADvjZQr97tLlqUYEqD1GedYxOyOjH3+fVNyS/qRfe8xmIhWma70I5hxa/g==; 5:o5h5y5j5vQN5n0xRdvrzkB5cL+36qbOCXVIZNOnVgPSun/gY6Q8XWW2w8hMw45IlBe2zRqBmYau0XTGHDctKawf5e9bDz9Xxtftf4hBM0VubdXk9PD4mzWRmuyPaMr1kTrF7rMzIwDZ0+1BSngrops2d04k2C4yqNQOkSIWdoeI=; 24:zcnl0QLE3iBnOysAGeRoZsfZgj1ArWiXVCFyrtsJMya+pFo9tdzCpRbm8rgxBX8WQ8Vj3gqrsHDoWzwGHdj9p4PNpk6p3oXAog6fFOD8kO8=; 7:AJeYqSxflNE1iOAxtZ0IuJBtukPXxKpTJB/ApbiHok7V9+MKjV+Z/X+Sq5NC6lfQ8j9RGbHngdpO+ceQup/xHYuNaxogQ40+O1hhUlkHO2T4wYIxLvvjOE8bjrE78ylF7eRgdFJATlCzTGQeHNnsddm8Jz4phhmNdp1ukklVBzjRvBfvWEqJNwiExWPQ4+lIPBawHzTbUWrnXSYiLUZu5FmRNPNWIjsqogIrqJq1zEc= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Oct 2017 10:03:03.4426 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5bbbb616-b6c7-49b6-c0b7-08d51ac66ab3 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.60.100]; Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR02MB1336 Cc: liambeguin@gmail.com, Siva Durga Prasad Paladugu Subject: [U-Boot] [UBOOT PATCH 2/2] zynqmp: zcu102: Add qspi driver support for ZynqMP ZCU102 board X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" This patch adds qspi driver support for ZynqMP ZCU102 board. Signed-off-by: Siva Durga Prasad Paladugu --- configs/xilinx_zynqmp_zcu102_revB_defconfig | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/configs/xilinx_zynqmp_zcu102_revB_defconfig b/configs/xilinx_zynqmp_zcu102_revB_defconfig index 9dd8cc9..78085e5 100644 --- a/configs/xilinx_zynqmp_zcu102_revB_defconfig +++ b/configs/xilinx_zynqmp_zcu102_revB_defconfig @@ -5,6 +5,7 @@ CONFIG_SYS_TEXT_BASE=0x8000000 CONFIG_SYS_MALLOC_F_LEN=0x8000 CONFIG_IDENT_STRING=" Xilinx ZynqMP ZCU102" CONFIG_ZYNQMP_USB=y +CONFIG_ZYNQMP_QSPI=y CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zcu102-revB" CONFIG_DEBUG_UART=y CONFIG_AHCI=y @@ -30,6 +31,7 @@ CONFIG_CMD_GPIO=y CONFIG_CMD_GPT=y CONFIG_CMD_I2C=y CONFIG_CMD_MMC=y +CONFIG_CMD_SF=y CONFIG_CMD_USB=y CONFIG_CMD_TFTPPUT=y CONFIG_CMD_TIME=y @@ -51,11 +53,15 @@ CONFIG_CMD_PCA953X=y CONFIG_DM_MMC=y CONFIG_MMC_SDHCI=y CONFIG_MMC_SDHCI_ZYNQ=y +CONFIG_DM_SPI_FLASH=y CONFIG_SPI_FLASH=y CONFIG_SPI_FLASH_BAR=y +CONFIG_SPI_FLASH_ISSI=y +CONFIG_SPI_FLASH_MACRONIX=y CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_STMICRO=y CONFIG_SPI_FLASH_WINBOND=y +# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set CONFIG_DM_ETH=y CONFIG_PHY_GIGE=y CONFIG_ZYNQ_GEM=y