From patchwork Mon Dec 3 15:50:47 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1007026 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=monstr.eu Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=monstr-eu.20150623.gappssmtp.com header.i=@monstr-eu.20150623.gappssmtp.com header.b="LoZrWRYz"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 437qGg2Jr0z9sDL for ; Tue, 4 Dec 2018 02:51:02 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id 2B710C224B8; Mon, 3 Dec 2018 15:50:58 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: *** X-Spam-Status: No, score=3.0 required=5.0 tests=RCVD_IN_DNSWL_BLOCKED, RCVD_IN_MSPIKE_H2,SINGLE_HEADER_3K,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 1C9D7C2228B; Mon, 3 Dec 2018 15:50:55 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id CB38EC2228B; Mon, 3 Dec 2018 15:50:53 +0000 (UTC) Received: from mail-wr1-f68.google.com (mail-wr1-f68.google.com [209.85.221.68]) by lists.denx.de (Postfix) with ESMTPS id 65857C22284 for ; Mon, 3 Dec 2018 15:50:53 +0000 (UTC) Received: by mail-wr1-f68.google.com with SMTP id u3so12694467wrs.3 for ; Mon, 03 Dec 2018 07:50:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monstr-eu.20150623.gappssmtp.com; s=20150623; h=reply-to:to:cc:from:subject:openpgp:autocrypt:message-id:date :user-agent:mime-version; bh=HLBh3GEBquTl1N56x0crieOK2lKW0I275/80PTXhlG4=; b=LoZrWRYznp2GAP6LoA47EVNV7jViZNzBFxq95I3CyI/bQi0V8FgY+31yiqxS/BSLGn ShrUfLwJFvzTmmv29WHMpKV1ymCAtn0Dde4aqDzz9o70pWdHpqmBPGTABekCkWQ2ZFVY 676CLMDNKx9u8NBB7O4/Pg3u9cXkas7DJec930VVZQfXJ+z3V2WCerux119jsjgp8W2N baVMM86PJjlyQNGBM9Zw1qB7Ke9AYeC0K8Y13orbm/osweM+zJqBOarT5q6rfGwlh01O EuAU0Yv2JvOxmRGU6D4Rhz+XBqjDff7crPIum05seoFM/nTOxPB4q70OKxVQ+WC+L6oG 8S3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:reply-to:to:cc:from:subject:openpgp:autocrypt :message-id:date:user-agent:mime-version; bh=HLBh3GEBquTl1N56x0crieOK2lKW0I275/80PTXhlG4=; b=Qp2PfPhNqRKyg+mwSXZ/M2oRuz/2dREhP/249x+grAArqEZOZvr7FWTIDNvFLgkLg0 ZqlvJUC6ZragqzpGxqC/w0qpKPBB66kjUlCy1a8CblSmSnlcPf81gc6fVGqRq47F9p8s OwzUbTlqEMB0+ji6+jO4sRInGntDh02CzvzFunmHNAoPIVaTtKjDiEY4VB5eKSLl+ML8 lXwPyaXzUuhtdsRtOEUtRIiz00l9ADoTY8R0TXUCdFCt4u6nYe2/KrPUOr3UTZfLmEB+ W1usnAa4pU6WX79gHJqYZgepwViny3LHNVBdF6m0mWPPQamEMw6oQeHlvQ2QBGRAEXR3 4PmA== X-Gm-Message-State: AA+aEWbZlUNZK2agOlXq6thk6qovzjqQHtersBl9jTk7qp/mcAfoQvwZ jPw7N7s0UM1oywB6+b1X7IN0aQPulrus9Q== X-Google-Smtp-Source: AFSGD/UpEi8zeLgt9KQyxw805jR0RRw/UvhHejSkPvT6Uj6YB1nBQVONH3+877DPOeNQ7I34Xe+c/w== X-Received: by 2002:a5d:6648:: with SMTP id f8mr8911680wrw.117.1543852252520; Mon, 03 Dec 2018 07:50:52 -0800 (PST) Received: from [64.233.184.109] ([149.199.62.129]) by smtp.gmail.com with ESMTPSA id o4sm4359746wmh.40.2018.12.03.07.50.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 07:50:51 -0800 (PST) To: Tom Rini From: Michal Simek Openpgp: preference=signencrypt Autocrypt: addr=monstr@monstr.eu; prefer-encrypt=mutual; keydata= xsFNBFFuvDEBEAC9Amu3nk79+J+4xBOuM5XmDmljuukOc6mKB5bBYOa4SrWJZTjeGRf52VMc howHe8Y9nSbG92obZMqsdt+d/hmRu3fgwRYiiU97YJjUkCN5paHXyBb+3IdrLNGt8I7C9RMy svSoH4WcApYNqvB3rcMtJIna+HUhx8xOk+XCfyKJDnrSuKgx0Svj446qgM5fe7RyFOlGX/wF Ae63Hs0RkFo3I/+hLLJP6kwPnOEo3lkvzm3FMMy0D9VxT9e6Y3afe1UTQuhkg8PbABxhowzj SEnl0ICoqpBqqROV/w1fOlPrm4WSNlZJunYV4gTEustZf8j9FWncn3QzRhnQOSuzTPFbsbH5 WVxwDvgHLRTmBuMw1sqvCc7CofjsD1XM9bP3HOBwCxKaTyOxbPJh3D4AdD1u+cF/lj9Fj255 Es9aATHPvoDQmOzyyRNTQzupN8UtZ+/tB4mhgxWzorpbdItaSXWgdDPDtssJIC+d5+hskys8 B3jbv86lyM+4jh2URpnL1gqOPwnaf1zm/7sqoN3r64cml94q68jfY4lNTwjA/SnaS1DE9XXa XQlkhHgjSLyRjjsMsz+2A4otRLrBbumEUtSMlPfhTi8xUsj9ZfPIUz3fji8vmxZG/Da6jx/c a0UQdFFCL4Ay/EMSoGbQouzhC69OQLWNH3rMQbBvrRbiMJbEZwARAQABzR9NaWNoYWwgU2lt ZWsgPG1vbnN0ckBtb25zdHIuZXU+wsGBBBMBAgArAhsDBgsJCAcDAgYVCAIJCgsEFgIDAQIe AQIXgAIZAQUCWq+GEgUJDuRkWQAKCRA3fH8h/j0fkW9/D/9IBoykgOWah2BakL43PoHAyEKb Wt3QxWZSgQjeV3pBys08uQDxByChT1ZW3wsb30GIQSTlzQ7juacoUosje1ygaLHR4xoFMAT9 L6F4YzZaPwW6aLI8pUJad63r50sWiGDN/UlhvPrHa3tinhReTEgSCoPCFg3TjjT4nI/NSxUS 5DAbL9qpJyr+dZNDUNX/WnPSqMc4q5R1JqVUxw2xuKPtH0KI2YMoMZ4BC+qfIM+hz+FTQAzk nAfA0/fbNi0gi4050wjouDJIN+EEtgqEewqXPxkJcFd3XHZAXcR7f5Q1oEm1fH3ecyiMJ3ye Paim7npOoIB5+wL24BQ7IrMn3NLeFLdFMYZQDSBIUMe4NNyTfvrHPiwZzg2+9Z+OHvR9hv+r +u/iQ5t5IJrnZQIHm4zEsW5TD7HaWLDx6Uq/DPUf2NjzKk8lPb1jgWbCUZ0ccecESwpgMg35 jRxodat/+RkFYBqj7dpxQ91T37RyYgSqKV9EhkIL6F7Whrt9o1cFxhlmTL86hlflPuSs+/Em XwYVS+bO454yo7ksc54S+mKhyDQaBpLZBSh/soJTxB/nCOeJUji6HQBGXdWTPbnci1fnUhF0 iRNmR5lfyrLYKp3CWUrpKmjbfePnUfQS+njvNjQG+gds5qnIk2glCvDsuAM1YXlM5mm5Yh+v z47oYKzXe87BTQRRbrwxARAAl6ol+YeCANN3yTsIfvNmkFnh1QBA6Yw8yuYUkiWQxOeSj/G6 9RWa4K470PTGu7YUrtZm6/snXiKqDtf4jH2QPgwz6b6OpLHI3qddWzYVWtCaR4cJzHxzU0hw zKvTly/WWaZLv/jl7WqSEsyB99+qeGVFAeWrGnfFMe9IOIJiPdni1gcxRXZckeINVYrOddTZ +PNZbAzvS2YSslnpW4n+xSir+KdxUT0mwbxIIe9VdzQwj5SSaIh4mGkvCDd7mrFf0tfnMVW8 M9lnFBGQqXh3GNqrEABKqeBjOzxdhuoLcyDgVDJO345LtZs5ceMz+7o/OyxiUzgMUFCdRx5c dy4vsbtqBfVb9dNf37ApqbQAFDKOyoiYDy7vE7D9ZooKDqEmxlDEdI0KVHChdi9o2jVUurqX bzY20ZhaIytsugPwXOlgCobXb/P3tP2W8olQO/xDeaYWdRroDCcTixydXqsOw0OQh3EkOWzs dGI5oYOD0+qW1t5gdcPgpQJ8YQG8jLHwZ18b73I1iD5wVZQdmdGB/4IszA3TNEmvxyM/quyU e15Bi+DGHgDNeZuju4ZAiXKBVeyzM5DSpDogmdxNCWA7DF75od0uBFVgBvm7gPvW3hJQplw3 FzyOD4pzD6qcJizXBIT1TEH7wGEakKdn4Nb0xMiufDLPtGvS9ZOTL72xYPUAEQEAAcLBZQQY AQIADwIbDAUCWq+GZQUJDuRksQAKCRA3fH8h/j0fkfg6EACjlUQpjvO/rOASSebpxdxoBEcY ffebTPWHC2OMt9XIuVrNqsPVUnv1GQqCq0AtR3Sf9PULCb40yn3b0iwE+kLlCXcWWBBCy88v pKzYGeCGgOvjAdWr7SWxo8hEpxBQ44EqoppqB8bYvnNKvfCuX2UBnlhlNCYjiELJVpGn7H3+ Xd2Zr0brzNjl/DVpi6qmpKlXr7npAalv7hYMxRvQD+j5ee1H/89+cOyHUofjwAZ9t0pIwjzc gl3dX43sVVHYFZTWtnwIUMUC5aPfvi2jwqKcLsGwmdCXHtzULPEHoe33c298tozJG2qBzti+ DZ8rI7/5fNg84cDBM8zjGuU6YIpk0jjOQ+V5V5ees+7JprwswaqMDnaA2xDmDetSSGnrUbDu DzeuMMNmzm+BntDbHcJ0fSYutA/Da71Anwrw5WdcW2Iq3xAvcVq6RsIohw/eiAJxMcne3vmb j6nAfnQwzXJB0WCq0vE+CuCfdTt9RVL3Hgw/I7nskMU84bihrQ5lfJ2VU/vCucl2LebwOeWP HIic/FvF0oY3lecyr+v1jvS5FXJ6rCn3uwotd30azG5pKDtAkpRqW283+LueDVQ5P/Gwp5V1 9e6oMggSVn53IRVPB4MzTXVm/Q03c5YXPqgP4bPIF624HAPRnUxCWY1yrZuE4zNPG5dfY0PN RmzhqoTJlA== Message-ID: <7748d2b8-bec9-6a7f-9ab8-b07e2b2f4ff6@monstr.eu> Date: Mon, 3 Dec 2018 16:50:47 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 X-Content-Filtered-By: Mailman/MimeDel 2.1.18 Cc: "u-boot@lists.denx.de" Subject: [U-Boot] [GIT PULL] Xilinx patches for v2019.01 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: monstr@monstr.eu Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Hi Tom, Here are patches for v2019.01 which I have put together. Travis build is still running that's why will see how it will look like. https://travis-ci.org/michalsimek/u-boot/builds/462865171 I can't see any problem with patches now and wanted to get this to your attention because of end of MW. Thanks, Michal The following changes since commit 5830791d91d1200854ef78fcb32f808c8080f0f0: Merge tag 'pull-tg18' of git://git.denx.de/u-boot-dm (2018-11-23 17:25:27 -0500) are available in the git repository at: git://www.denx.de/git/u-boot-microblaze.git tags/xilinx-for-v2019.01 for you to fetch changes up to 5f68f44c14ab93ffc44a9285e0970cba467276c6: net: zynq_gem: Add check for 64-bit dma support by hardware (2018-12-03 16:22:06 +0100) ---------------------------------------------------------------- Xilinx changes for v2019.01 microblaze: - Use default functions for memory decoding - Showing model from DT zynq: - Fix spi flash DTs - Fix zynq_help_text with CONFIG_SYS_LONGHELP - Tune cse/mini configurations - Enabling cse/mini testing with current targets zynqmp: - Enable gzip SPL support - Fix chip detection logic - Tune mini configurations - DT fixes(spi-flash, models, clocks, etc) - Add support for OF_SEPARATE configurations - Enabling mini testing with current targets - Add mini mtest configuration - Some minor config setting nand: - arasan: Add subpage configuration net: - gem: Add 64bit DMA support ---------------------------------------------------------------- Martin Lund (1): mtd: nand: Arasan: Add subpage configuration support Michal Simek (27): arm64: zynqmp: Enable SPL gzip support for zcu102 and zcu100 ARM: zynq: Guard zynq_help_text with CONFIG_SYS_LONGHELP ARM: zynq: cse: Disable distro bootcommands ARM: zynq: cse: Disable autoboot feature ARM: zynq: cse: Shrink u-boot size arm64: zynqmp: Disable bootelf and fdt commands for mini configurations arm64: zynqmp: Reflect emmc controller ID in model in DT microblaze: Use standard functions for memory decoding microblaze: Showing model information from DT by default arm64: zynqmp: Enable SPL_SEPARATE_BSS by default arm64: zynqmp: Wire spi-flash compatible string with flashes arm64: zynqmp: Fix sdhci clock in emmc0 mini configuration arm64: zynqmp: Disable ltc2952 poweroff chip arm64: zynqmp: Setup clock-output-names for si570 chips ARM: zynq: Wire SPL configuration for cse nor/nand targets ARM: zynq: Enable mtest command at least on one platform ARM: zynq: Disable net for cse nor/nand arm64: zynqmp: Disable autoboot feature for mini arm64: zynqmp: Enable SPL for mini qspi configuration arm64: zynqmp: Disable BOOTCOMMAND arm64: zynqmp: Do not use any EXTRA_ENV_SETTINGS arm64: zynqmp: Do not save variables about board arm64: zynqmp: Use minimal size for environment variables arm64: zynqmp: Add mini mtest configuration arm64: zynqmp: Start usb ethernet gadget automatically arm64: zynqmp: Wire mini-emmc0 configuration with zcu100 arm64: zynqmp: Wire mini-emmc1 configuration with zcu102 Siva Durga Prasad Paladugu (4): arm64: zynqmp: Fix logic in CG/EG/EV detection arm: zynq: cse_qspi: Fix overwriting spi-rx-bus-width property arm64: zynqmp: Define and enable qspi node for DC4 board net: zynq_gem: Add check for 64-bit dma support by hardware T Karthik Reddy (1): arm64: zynqmp: Add new header file for zcu104 RevC Vipul Kumar (1): net: zynq_gem: Added 64-bit addressing support arch/arm/Kconfig | 1 + arch/arm/dts/Makefile | 1 + arch/arm/dts/zynq-cse-qspi-single.dts | 2 +- arch/arm/dts/zynq-cse-qspi.dtsi | 2 +- arch/arm/dts/zynqmp-mini-emmc0.dts | 3 ++- arch/arm/dts/zynqmp-mini-emmc1.dts | 2 +- arch/arm/dts/zynqmp-mini.dts | 40 ++++++++++++++++++++++++++++++++++++++++ arch/arm/dts/zynqmp-zc1232-revA.dts | 2 +- arch/arm/dts/zynqmp-zc1254-revA.dts | 2 +- arch/arm/dts/zynqmp-zc1275-revA.dts | 2 +- arch/arm/dts/zynqmp-zc1275-revB.dts | 2 +- arch/arm/dts/zynqmp-zc1751-xm015-dc1.dts | 2 +- arch/arm/dts/zynqmp-zc1751-xm018-dc4.dts | 29 +++++++++++++++++++++++++++++ arch/arm/dts/zynqmp-zcu100-revC.dts | 1 + arch/arm/dts/zynqmp-zcu102-revA.dts | 2 ++ arch/arm/dts/zynqmp-zcu104-revA.dts | 2 +- arch/arm/dts/zynqmp-zcu104-revC.dts | 2 +- arch/arm/dts/zynqmp-zcu106-revA.dts | 4 +++- arch/arm/dts/zynqmp-zcu111-revA.dts | 4 +++- board/xilinx/microblaze-generic/microblaze-generic.c | 27 +++------------------------ board/xilinx/zynq/cmds.c | 2 ++ board/xilinx/zynq/zynq-cse-nand | 1 + board/xilinx/zynq/zynq-cse-nor | 1 + board/xilinx/zynqmp/zynqmp-mini | 1 + board/xilinx/zynqmp/zynqmp-mini-emmc0 | 1 + board/xilinx/zynqmp/zynqmp-mini-emmc1 | 1 + board/xilinx/zynqmp/zynqmp-mini-qspi | 1 + board/xilinx/zynqmp/zynqmp.c | 52 +++++++++++++++++++++++++++++++++++++++++----------- configs/avnet_ultra96_rev1_defconfig | 1 + configs/microblaze-generic_defconfig | 1 + configs/xilinx_zynqmp_mini_defconfig | 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++ configs/xilinx_zynqmp_mini_emmc0_defconfig | 11 ++++++++--- configs/xilinx_zynqmp_mini_emmc1_defconfig | 11 ++++++++--- configs/xilinx_zynqmp_mini_nand_defconfig | 5 ++--- configs/xilinx_zynqmp_mini_qspi_defconfig | 8 ++++++-- configs/xilinx_zynqmp_zcu100_revC_defconfig | 1 + configs/xilinx_zynqmp_zcu102_revA_defconfig | 1 + configs/xilinx_zynqmp_zcu104_revC_defconfig | 3 ++- configs/zynq_cse_nand_defconfig | 6 +++++- configs/zynq_cse_nor_defconfig | 7 +++++-- configs/zynq_cse_qspi_defconfig | 7 ++++--- configs/zynq_zc702_defconfig | 1 + drivers/mtd/nand/raw/arasan_nfc.c | 4 ++++ drivers/net/zynq_gem.c | 87 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++---------- include/configs/xilinx_zynqmp_mini.h | 3 +++ include/configs/xilinx_zynqmp_zcu104_revC.h | 17 +++++++++++++++++ 46 files changed, 342 insertions(+), 76 deletions(-) create mode 100644 arch/arm/dts/zynqmp-mini.dts create mode 120000 board/xilinx/zynq/zynq-cse-nand create mode 120000 board/xilinx/zynq/zynq-cse-nor create mode 120000 board/xilinx/zynqmp/zynqmp-mini create mode 120000 board/xilinx/zynqmp/zynqmp-mini-emmc0 create mode 120000 board/xilinx/zynqmp/zynqmp-mini-emmc1 create mode 120000 board/xilinx/zynqmp/zynqmp-mini-qspi create mode 100644 configs/xilinx_zynqmp_mini_defconfig create mode 100644 include/configs/xilinx_zynqmp_zcu104_revC.h