From patchwork Wed Nov 14 09:00:24 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 997548 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="ZDK1/+/F"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 42vz4Y1hsWz9sLw for ; Wed, 14 Nov 2018 20:01:17 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732256AbeKNTDE (ORCPT ); Wed, 14 Nov 2018 14:03:04 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:54143 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732195AbeKNTDC (ORCPT ); Wed, 14 Nov 2018 14:03:02 -0500 Received: by mail-wm1-f68.google.com with SMTP id f10-v6so14557517wme.3 for ; Wed, 14 Nov 2018 01:00:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=NVMx9s0p6eS3mdR74Q8qaGNUdHlTjWWP5rB6sIuitXE=; b=ZDK1/+/FRKEwwPawhs+yyhdyNtZFMlja8+roKGKMxAb1QHb6QEGreUk7SwGCC1DsDN lhBJ+CpAlNELO9d4CJqDokjD/GXQ2R60qT4auHuDgUnzwZI4S1gk9M7qKIfRtFwnAJht ZcfjzRJv3peFKuEZ8QS4vAIcHNvCQPSUzGO2w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=NVMx9s0p6eS3mdR74Q8qaGNUdHlTjWWP5rB6sIuitXE=; b=UASYLU4ttGsn4iq6726IV6NA8kkozRUy3bu+1O1DE2wucrV457OwzinvqSKK1I5xVB k3vu7ITkmK1bx4WxuXz82yIecABFU2cmtpa7o/KBh5efbN2hGhTzKSIBCNi0OoSqJLlP Qgr1rvWzlnwzbBnXlVvMcusOgIwuFHM+DKg0HYnbJpT6OPLnMR5h40VCXdu4kPl9GOU0 CMBUyNBDs1q6vX3kk/JzmgOKlIZbYODJAbtCCavA0hGerPCANiGR93jgdwIGCX8v8bcf R97FUSwqDIvFiBAuMFQjjDzk0OL4x+bIDoHb/Z8DgQLCNbeU93CrYbsH7/I41FOLM6yh VKLg== X-Gm-Message-State: AGRZ1gLVVwtoCBzmFNDZDkyfy/tp93Sf6YsqrRM0gsIdTD/BMDIBR0xb uKneIa/wVs9h5CYhgWXvaiYJ0A== X-Google-Smtp-Source: AJdET5eaE6wWngOfToyeWHX5LFNPjYG0JB2ezHRD6TDE5muhGdzlgTrkzgcYIpx/cPs3onlNv2XJmA== X-Received: by 2002:a1c:3a8d:: with SMTP id h135-v6mr1119470wma.92.1542186040945; Wed, 14 Nov 2018 01:00:40 -0800 (PST) Received: from lmecxl0911.lme.st.com ([2a04:cec0:1088:2b4c:4d39:8b22:d570:822a]) by smtp.gmail.com with ESMTPSA id n7-v6sm16951441wrt.60.2018.11.14.01.00.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Nov 2018 01:00:40 -0800 (PST) From: Benjamin Gaignard To: ohad@wizery.com, bjorn.andersson@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com Cc: linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, Benjamin Gaignard , Benjamin Gaignard Subject: [PATCH v4 1/4] dt-bindings: hwlock: Document STM32 hwspinlock bindings Date: Wed, 14 Nov 2018 10:00:24 +0100 Message-Id: <20181114090027.7580-2-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.15.0 In-Reply-To: <20181114090027.7580-1-benjamin.gaignard@linaro.org> References: <20181114090027.7580-1-benjamin.gaignard@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Benjamin Gaignard Add bindings for STM32 hardware spinlock device Signed-off-by: Benjamin Gaignard Signed-off-by: Benjamin Gaignard Reviewed-by: Rob Herring --- version 4: - add Linaro SoB version 3 : - fix clock name in properties description version 2 : - change clock name from hwspinlock to hsem to be align with hardware documentation .../bindings/hwlock/st,stm32-hwspinlock.txt | 23 ++++++++++++++++++++++ 1 file changed, 23 insertions(+) create mode 100644 Documentation/devicetree/bindings/hwlock/st,stm32-hwspinlock.txt diff --git a/Documentation/devicetree/bindings/hwlock/st,stm32-hwspinlock.txt b/Documentation/devicetree/bindings/hwlock/st,stm32-hwspinlock.txt new file mode 100644 index 000000000000..adf4f000ea3d --- /dev/null +++ b/Documentation/devicetree/bindings/hwlock/st,stm32-hwspinlock.txt @@ -0,0 +1,23 @@ +STM32 Hardware Spinlock Device Binding +------------------------------------- + +Required properties : +- compatible : should be "st,stm32-hwspinlock". +- reg : the register address of hwspinlock. +- #hwlock-cells : hwlock users only use the hwlock id to represent a specific + hwlock, so the number of cells should be <1> here. +- clock-names : Must contain "hsem". +- clocks : Must contain a phandle entry for the clock in clock-names, see the + common clock bindings. + +Please look at the generic hwlock binding for usage information for consumers, +"Documentation/devicetree/bindings/hwlock/hwlock.txt" + +Example of hwlock provider: + hwspinlock@4c000000 { + compatible = "st,stm32-hwspinlock"; + #hwlock-cells = <1>; + reg = <0x4c000000 0x400>; + clocks = <&rcc HSEM>; + clock-names = "hsem"; + };