From patchwork Thu Aug 16 15:27:12 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 958380 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="KRZsaaJT"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 41rqwc2MbJz9s4s for ; Fri, 17 Aug 2018 01:28:16 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389199AbeHPS06 (ORCPT ); Thu, 16 Aug 2018 14:26:58 -0400 Received: from mail-eopbgr20085.outbound.protection.outlook.com ([40.107.2.85]:13040 "EHLO EUR02-VE1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2387586AbeHPS04 (ORCPT ); Thu, 16 Aug 2018 14:26:56 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=O1CEkcKMXuHIkq1FzzQ5ZU4O0OIi6VqSJIBtUB9d7JQ=; b=KRZsaaJTZu5o8Mk3s2qxHuU74woMv2W7bOz0UmRyx8XQcRnfy9eMOxRFHbFchqm4gOQqhQ51zw5r+MSGlZJCjuIvzGk5sSd1MYebB6lxtsngTROVeYdRNADGmFH/oRnoCHpVCTwPokHim2U8jWZ0cNb+lT9oGV4iuvap/8koQKo= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=abel.vesa@nxp.com; Received: from fsr-ub1664-175.ea.freescale.net (95.76.156.53) by DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1038.21; Thu, 16 Aug 2018 15:27:37 +0000 From: Abel Vesa To: Lucas Stach , Dong Aisheng , Fabio Estevam , Anson Huang Cc: linux-gpio@vger.kernel.org, linux-imx@nxp.com, Shawn Guo , Pengutronix Kernel Team , Linus Walleij , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa Subject: [PATCH v4 1/5] dt-bindings: add binding for i.MX8MQ CCM Date: Thu, 16 Aug 2018 18:27:12 +0300 Message-Id: <1534433236-8925-2-git-send-email-abel.vesa@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> References: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> MIME-Version: 1.0 X-Originating-IP: [95.76.156.53] X-ClientProxiedBy: VI1P194CA0020.EURP194.PROD.OUTLOOK.COM (2603:10a6:800:be::30) To DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 7583684f-4556-4a15-ad6e-08d6038cccc2 X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:DB5PR04MB1608; X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 3:ZW/szT2VgZcM05KZ9C8RsnAyQJEbzhV+xCT2uXounTIuS/Mhyd+BcpyKMJzIl93DDVFJW4psv9Rx9EEuPPg2PslYNoPAE9qOO/N1mCfzKYFaQMtPJF/vWY5UUMJnsKK5OkbCuj5qjKEy00TwBpF3CZwLsk225+OaAXV9CnCLBySetjalAo6yt/5Smw02kAj7HeJz2DcLOLEV8IttzsjovYvcLf/U6RXUJRP+UvvifsQvMOsd6zXTYyaRX9V5Rmwa; 25:0gWt6PeABSZPKrk/INxyAh9Bod3Wk5AHlaqKcTwTQDsUfwn9D38A9SpHh/1ihu/p3HIEPCLFaF8BEopWpGcwIHy0AwwQg4We3tYID0/a3MZ5IulGJI4hqG/7ERnPImyfyqhRMViVfsKuBOmTVaRlKqSCdjEOxucYq0GDBWaK2H9o1CQSVQFgSLbUpNC4YRHmvTuqctXGJtTvd3tcHHW+Z7u8+sknuDBisL9bNp0Jmh3Iyp2UYguUGkga/xsUxD1ndBZdxKrDdOC9dnuZTNAskX34ApBsrZT9cfwrlaQqr8Ll0HkpMNpM+fvkLalpCoDvzW6PvdnYpokzRir05mIW/A==; 31:WnZ7XzVDrWMxT+KmWPuSd5uRp/BMZugJ9l8cDEmOJG4av7zbY0kyF3cVcXVldEXqV5CD3Un3DcIsvklY12JCmkze7fsH3uUM0lv7hN7NBxz/EnBuGLTg25l8CZtQig77pG829C+vlUEvE07Uaqycb51zMqDTDgtr0LKatifsSWfWySq+SuIVIWNwM+5eEqHjsvbnO2LFlD8hMsSnkqtaMSpo7J3FBIUfC5/K2j0lWZ4= X-MS-TrafficTypeDiagnostic: DB5PR04MB1608: X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 20:z4g8mEqXoSOe2J+NEloSl0BacVA/PpzfIjjc4vSS9W/erRV5PCI8Xe8/pELnE/eWhsUQAmdW75AiuJrpRdXxNQgW6DtQKE+AfQLgFltxlKHQYx71yEtpow2W9RwkLKfgzy6f0tkW3TaaHbxyCUl4Z/OW3ijVBKcAsgW4sGWB9z0mIxIYoKJcZHjymQppwr04Fa68PVBjL1PFoqnnO55K45o3RKG6SxuOVYL/jahn8h6+eSCDhnA+owXeJxdMrtlqAoD7l42mXzup+YCa3D3XqPtOLkCGOHVcQQHS3OBWRb2YHh4QVLLDfQtnbXXBkGEU8r7rocK07Arzn1Dvov44uJU3QqVnqsdPyHhQl2Fs8jEqIuIylFWNnLkFfJ8hTwnfSe2S+75JTHk8OXtgq8ZoXQkRKA3sTb2RJrxRMeWRiDrX1ZkwWM9f/SI1KwOFVM/m/nlJwQgI4l09HYaoI2yZ/7GeSqX2hM6pvNJP/0s/yU7tJw+36HoV+FIgs0tnm7rZ; 4:rEO+vUSf/la76R12uZkmO9tXoe9k5YmN0c826bLPzPWNZ89WLeqNi+mNy5zM0dMqfIm7Kzpx0fwZkEHPm7eB6flLD0wJaFsRYkdZjQocOwwp+jxMke9tthKiuSdb31ybHWrxtRTSv1f8bvIqyuDuP4obo66rRqWpHJ0j9LZsFfoXWz3T6ND6nmXhnjI6uM/BlfF7HKnmXCjTWbhvxaIR6d/jnDLJSlV//AxyQJCDkaMEy9DO7CfIrmlBOEzUHfRN6ZM3f+jEZi0ayClHaNRRb7R4KlAZkFku5uRAM6SIehC1ECr+sSHn2SHy+uck5Rzu X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231311)(944501410)(52105095)(93006095)(93001095)(10201501046)(3002001)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201708071742011)(7699016); SRVR:DB5PR04MB1608; BCL:0; PCL:0; RULEID:; SRVR:DB5PR04MB1608; X-Forefront-PRVS: 07665BE9D1 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(346002)(136003)(39860400002)(366004)(396003)(376002)(189003)(199004)(11346002)(36756003)(446003)(476003)(47776003)(53936002)(956004)(386003)(6506007)(6512007)(6116002)(105586002)(106356001)(486006)(2616005)(2906002)(3846002)(305945005)(5660300001)(7416002)(6666003)(6636002)(48376002)(50466002)(7736002)(16526019)(76176011)(6486002)(44832011)(26005)(81156014)(81166006)(316002)(8936002)(8676002)(66066001)(51416003)(25786009)(16586007)(86362001)(68736007)(110136005)(54906003)(4326008)(52116002)(50226002)(186003)(478600001)(97736004); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR04MB1608; H:fsr-ub1664-175.ea.freescale.net; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 23:bo3SdXNUK9CmcCFMILCFwzX0SfHX9fBzwMocbqvxV/OhVw33bDf/AshiE92ijvDUsrZcyJqBmTPiHgcdR0wcO+5KZMgCKIAxQQMOlWrv3Ru3UTBWUNwN7rtlNBw5kbyqw1RqyqtXvpYyd3h8B9xR1jM9JWyAL8VkXd6QezYigVU9LcnXGjKmWMiytwpUCtMRar/O1vnYeKeRJo9aqePhY2jgqE589YUEULENwnIoO+4UJIe9K/ygvTCycD+j8tBCZOl/mvFBB1WdM6S/kbs2onM1hMprOmCSysnZp1a0xMz1Y59q8QvxJn0G2XetwxBQtMJ9Ttdt2xR2ykjrKUoYOXUrlxGRgH5zi+n2n6x1M7U8g6kcJNVYU6bNCs07VtlWGqWtimXjwcS6BklUE4RsOkEVez9KJL2wNh5UE9oTKJcp9o2EUBt6ccyqUuC4phrOa+rdeAgZteNSkxso3utpMFrHebnGX3aEVXWMIruoH+PKectf72P+LyazlkAnxqkI9iyD3xjqVlHd30PNQg3aEkYk9aRqZXfr/nXI2ePKrPWTYdaHK2NwfO5A5bSjRiQ/0bZ5oyxtSzugPgu+PTjXqh4XjA37Mc/qBvbKG0le+gLJv7R4SV2x3vECgEclPENUT9Cqi6VTRDKdTf2FeUAbsqhVuP/gk2Ioai3AwfnJbi6bQ2OiW5HX/1SBjSl3ZxleEIv+DEblSnf4W4oL08q1hBIzTCQUV+UsCwuuRerGYeTcVjYk2k/8eQSs3/nIg/IIgb2RKsbvCuIsY6RutYa0hpFMG7vydpDr6S0oQF2hqOE0qNYBozzSdti7M9gtSPNBT2vC91WiAZyzJOoe/1ueMauFfsWSVj5tXwoaUGEtiHJ4hdzHnPhZfMvNxBj8i9RwvNKvdLskY5fcfnkEuX4oY4rJ8QGED+R2JpXUaEjnKB3vAb08OmiKS/YF4LWmPx3ioN5ynOBIKs1TXV9p1CztUAwseEVcyw+7k2/OarqMtwn+vTI0AvxaHW7RA2iI8BREOHNDvUqE/LZEJLN9pGAvJ0lo3TUcUMyma0gI35N3Hl3nRreQpFVdJo9WMaKzF99CfbnWRQS2BbfYbqeTKHKqg88Nn2foS+NRNWgDq31EUNzEtzPvczxAc8SVxDBN146nIkPW7FnqDqfHKxKA+TPBPZzIDv6UJrahsh4BvzfUXPFBuaUSCbGLPGrMe3b0pX2O9hJMTTfDQSMJVMY87Zq1uCz5JZ7AaVNEPqMsW54zXCo= X-Microsoft-Antispam-Message-Info: QKb0Bppme6zBkUJLUkMDpt0DgqnLcP2SDL9TvNk0dE18SNuc7upkidUdXg0A268j8WypNGsz6yuPBQb6R/JvBDj0zoqRLQf/UjY7QydxWakUG7UOqrCWF9pTtSGJ/OFLLD+bzWAEvJgkJhHgYq7FbmHiyGgjuIMMApisLZin0cmqHB+u0boOVbVCEFG0IOW7HD/WZnEJkrGpZUzMxD2mVHoZkrOR+Vi99C8OiueRsvH07hRIX1sU2luYeYX/K81LNntdTvs2aamHqwMUqfzWhmmHAjIhfjD0Kib13gGYMyG1HSoPpJAVnZX8Hbpk/Y6AuqnEEMCRQW8IDXM65zQ+JTB65QDSDxCIaORRFrT6gGs= X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 6:JEQ9FsrT1MrcN8sn02FQGw6N/WQl/+HXtYeeWtyEe8f60w8u5z8VqDFtf/RbhKa5qtn5apK8m/W3qcm6XYZQImRuLRYz9P9U3tQBgyRnCSBR6+sMeha1QRx4J4VAbR1ed/thNBe4SPNrnq/+z9niQXVviGV9whYMjyemRwz4gBbenjtJ3LMATUEvx1GlbNfVs2+GBrhL3FP67iePoG7szwr99xt1G9ZlwHhb/hO/v1nXQ6ovM7YQX0Zj3Vu5RpTgfHLoHpLgz5DOrCD2miRma2tamso09isYtmPjgy2W4zmZwjM3hAVlAZYvidnP1kJ2CTp1GRad9Zgv4T1/kELfG5BrdsbC6MpEkPBwfoNBpYUP5x5AdEMOB7ivI1CMeMPoHijkK5h+g92DUIH/h+PJMOz4ILgPp83bUTQ230YdrFDdBftC9LaO9raIbGZbVoi7drVtfUE5MkVW2hn9pdjfQA==; 5:vzm5OhAQyh24UhwoRutYrDqloPRyKd3AZ+GdvytUiBOC+qjeMDRHiEFezVoZB2BlTxYPNkndZA/Sh8kEzGamyl4ItBSN811bcpBd+Z/OwVm0B/qBxYcY1t3HB1pwCYQjpHo3P3aJ1DUBoH1IHOmmpmWkSW4l2VW/tA+SULhgaMU=; 7:g3a8e0in0fBIbMk9s0aPYU6j+i8y8PK5vSZRW0TatTaRLhyEexQzDi5+tFClEmpH55BDj+0owcfSbZoSZQaD4NAgaov8diy0c3x1XbRh5I5QSPyFDZhW7nieTcc9w/IfnC0XOm5ihxwbF8m6h9BZ2EfYPtWKMSCjUzoL1UXfNzOLuCqiu0pD6csJ8S8etoaqlJJj3e2BkN0wKzcVacjc98FAh8q2ZEMN5xNpLWjCr+hnVolJ7VVRyXiKfL81I1P6 SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Aug 2018 15:27:37.3556 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7583684f-4556-4a15-ad6e-08d6038cccc2 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR04MB1608 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Lucas Stach This adds the binding for the i.MX8MQ Clock Controller Module. Signed-off-by: Lucas Stach Signed-off-by: Abel Vesa Reviewed-by: Rob Herring --- .../devicetree/bindings/clock/imx8mq-clock.txt | 20 + include/dt-bindings/clock/imx8mq-clock.h | 410 +++++++++++++++++++++ 2 files changed, 430 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx8mq-clock.txt create mode 100644 include/dt-bindings/clock/imx8mq-clock.h diff --git a/Documentation/devicetree/bindings/clock/imx8mq-clock.txt b/Documentation/devicetree/bindings/clock/imx8mq-clock.txt new file mode 100644 index 0000000..52de826 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx8mq-clock.txt @@ -0,0 +1,20 @@ +* Clock bindings for NXP i.MX8M Quad + +Required properties: +- compatible: Should be "fsl,imx8mq-ccm" +- reg: Address and length of the register set +- #clock-cells: Should be <1> +- clocks: list of clock specifiers, must contain an entry for each required + entry in clock-names +- clock-names: should include the following entries: + - "ckil" + - "osc_25m" + - "osc_27m" + - "clk_ext1" + - "clk_ext2" + - "clk_ext3" + - "clk_ext4" + +The clock consumer should specify the desired clock by having the clock +ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8mq-clock.h +for the full list of i.MX8M Quad clock IDs. diff --git a/include/dt-bindings/clock/imx8mq-clock.h b/include/dt-bindings/clock/imx8mq-clock.h new file mode 100644 index 0000000..0d19bd9 --- /dev/null +++ b/include/dt-bindings/clock/imx8mq-clock.h @@ -0,0 +1,410 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright 2016 Freescale Semiconductor, Inc. + * Copyright 2017 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX8MQ_H +#define __DT_BINDINGS_CLOCK_IMX8MQ_H + +#define IMX8MQ_CLK_DUMMY 0 +#define IMX8MQ_CLK_32K 1 +#define IMX8MQ_CLK_25M 2 +#define IMX8MQ_CLK_27M 3 +#define IMX8MQ_CLK_EXT1 4 +#define IMX8MQ_CLK_EXT2 5 +#define IMX8MQ_CLK_EXT3 6 +#define IMX8MQ_CLK_EXT4 7 + +/* ANAMIX PLL clocks */ +/* FRAC PLLs */ +/* ARM PLL */ +#define IMX8MQ_ARM_PLL_REF_SEL 8 +#define IMX8MQ_ARM_PLL_REF_DIV 9 +#define IMX8MQ_ARM_PLL 10 +#define IMX8MQ_ARM_PLL_BYPASS 11 +#define IMX8MQ_ARM_PLL_OUT 12 + +/* GPU PLL */ +#define IMX8MQ_GPU_PLL_REF_SEL 13 +#define IMX8MQ_GPU_PLL_REF_DIV 14 +#define IMX8MQ_GPU_PLL 15 +#define IMX8MQ_GPU_PLL_BYPASS 16 +#define IMX8MQ_GPU_PLL_OUT 17 + +/* VPU PLL */ +#define IMX8MQ_VPU_PLL_REF_SEL 18 +#define IMX8MQ_VPU_PLL_REF_DIV 19 +#define IMX8MQ_VPU_PLL 20 +#define IMX8MQ_VPU_PLL_BYPASS 21 +#define IMX8MQ_VPU_PLL_OUT 22 + +/* AUDIO PLL1 */ +#define IMX8MQ_AUDIO_PLL1_REF_SEL 23 +#define IMX8MQ_AUDIO_PLL1_REF_DIV 24 +#define IMX8MQ_AUDIO_PLL1 25 +#define IMX8MQ_AUDIO_PLL1_BYPASS 26 +#define IMX8MQ_AUDIO_PLL1_OUT 27 + +/* AUDIO PLL2 */ +#define IMX8MQ_AUDIO_PLL2_REF_SEL 28 +#define IMX8MQ_AUDIO_PLL2_REF_DIV 29 +#define IMX8MQ_AUDIO_PLL2 30 +#define IMX8MQ_AUDIO_PLL2_BYPASS 31 +#define IMX8MQ_AUDIO_PLL2_OUT 32 + +/* VIDEO PLL1 */ +#define IMX8MQ_VIDEO_PLL1_REF_SEL 33 +#define IMX8MQ_VIDEO_PLL1_REF_DIV 34 +#define IMX8MQ_VIDEO_PLL1 35 +#define IMX8MQ_VIDEO_PLL1_BYPASS 36 +#define IMX8MQ_VIDEO_PLL1_OUT 37 + +/* SYS1 PLL */ +#define IMX8MQ_SYS1_PLL1_REF_SEL 38 +#define IMX8MQ_SYS1_PLL1_REF_DIV 39 +#define IMX8MQ_SYS1_PLL1 40 +#define IMX8MQ_SYS1_PLL1_OUT 41 +#define IMX8MQ_SYS1_PLL1_OUT_DIV 42 +#define IMX8MQ_SYS1_PLL2 43 +#define IMX8MQ_SYS1_PLL2_DIV 44 +#define IMX8MQ_SYS1_PLL2_OUT 45 + +/* SYS2 PLL */ +#define IMX8MQ_SYS2_PLL1_REF_SEL 46 +#define IMX8MQ_SYS2_PLL1_REF_DIV 47 +#define IMX8MQ_SYS2_PLL1 48 +#define IMX8MQ_SYS2_PLL1_OUT 49 +#define IMX8MQ_SYS2_PLL1_OUT_DIV 50 +#define IMX8MQ_SYS2_PLL2 51 +#define IMX8MQ_SYS2_PLL2_DIV 52 +#define IMX8MQ_SYS2_PLL2_OUT 53 + +/* SYS3 PLL */ +#define IMX8MQ_SYS3_PLL1_REF_SEL 54 +#define IMX8MQ_SYS3_PLL1_REF_DIV 55 +#define IMX8MQ_SYS3_PLL1 56 +#define IMX8MQ_SYS3_PLL1_OUT 57 +#define IMX8MQ_SYS3_PLL1_OUT_DIV 58 +#define IMX8MQ_SYS3_PLL2 59 +#define IMX8MQ_SYS3_PLL2_DIV 60 +#define IMX8MQ_SYS3_PLL2_OUT 61 + +/* DRAM PLL */ +#define IMX8MQ_DRAM_PLL1_REF_SEL 62 +#define IMX8MQ_DRAM_PLL1_REF_DIV 63 +#define IMX8MQ_DRAM_PLL1 64 +#define IMX8MQ_DRAM_PLL1_OUT 65 +#define IMX8MQ_DRAM_PLL1_OUT_DIV 66 +#define IMX8MQ_DRAM_PLL2 67 +#define IMX8MQ_DRAM_PLL2_DIV 68 +#define IMX8MQ_DRAM_PLL2_OUT 69 + +/* SYS PLL DIV */ +#define IMX8MQ_SYS1_PLL_40M 70 +#define IMX8MQ_SYS1_PLL_80M 71 +#define IMX8MQ_SYS1_PLL_100M 72 +#define IMX8MQ_SYS1_PLL_133M 73 +#define IMX8MQ_SYS1_PLL_160M 74 +#define IMX8MQ_SYS1_PLL_200M 75 +#define IMX8MQ_SYS1_PLL_266M 76 +#define IMX8MQ_SYS1_PLL_400M 77 +#define IMX8MQ_SYS1_PLL_800M 78 + +#define IMX8MQ_SYS2_PLL_50M 79 +#define IMX8MQ_SYS2_PLL_100M 80 +#define IMX8MQ_SYS2_PLL_125M 81 +#define IMX8MQ_SYS2_PLL_166M 82 +#define IMX8MQ_SYS2_PLL_200M 83 +#define IMX8MQ_SYS2_PLL_250M 84 +#define IMX8MQ_SYS2_PLL_333M 85 +#define IMX8MQ_SYS2_PLL_500M 86 +#define IMX8MQ_SYS2_PLL_1000M 87 + +/* CCM ROOT clocks */ +/* A53 */ +#define IMX8MQ_CLK_A53_SRC 88 +#define IMX8MQ_CLK_A53_CG 89 +#define IMX8MQ_CLK_A53_DIV 90 +/* M4 */ +#define IMX8MQ_CLK_M4_SRC 91 +#define IMX8MQ_CLK_M4_CG 92 +#define IMX8MQ_CLK_M4_DIV 93 +/* VPU */ +#define IMX8MQ_CLK_VPU_SRC 94 +#define IMX8MQ_CLK_VPU_CG 95 +#define IMX8MQ_CLK_VPU_DIV 96 +/* GPU CORE */ +#define IMX8MQ_CLK_GPU_CORE_SRC 97 +#define IMX8MQ_CLK_GPU_CORE_CG 98 +#define IMX8MQ_CLK_GPU_CORE_DIV 99 +/* GPU SHADER */ +#define IMX8MQ_CLK_GPU_SHADER_SRC 100 +#define IMX8MQ_CLK_GPU_SHADER_CG 101 +#define IMX8MQ_CLK_GPU_SHADER_DIV 102 + +/* BUS TYPE */ +/* MAIN AXI */ +#define IMX8MQ_CLK_MAIN_AXI 103 +/* ENET AXI */ +#define IMX8MQ_CLK_ENET_AXI 104 +/* NAND_USDHC_BUS */ +#define IMX8MQ_CLK_NAND_USDHC_BUS 105 +/* VPU BUS */ +#define IMX8MQ_CLK_VPU_BUS 106 +/* DISP_AXI */ +#define IMX8MQ_CLK_DISP_AXI 107 +/* DISP APB */ +#define IMX8MQ_CLK_DISP_APB 108 +/* DISP RTRM */ +#define IMX8MQ_CLK_DISP_RTRM 109 +/* USB_BUS */ +#define IMX8MQ_CLK_USB_BUS 110 +/* GPU_AXI */ +#define IMX8MQ_CLK_GPU_AXI 111 +/* GPU_AHB */ +#define IMX8MQ_CLK_GPU_AHB 112 +/* NOC */ +#define IMX8MQ_CLK_NOC 113 +/* NOC_APB */ +#define IMX8MQ_CLK_NOC_APB 115 + +/* AHB */ +#define IMX8MQ_CLK_AHB_SRC 116 +#define IMX8MQ_CLK_AHB_CG 117 +#define IMX8MQ_CLK_AHB_PRE_DIV 118 +#define IMX8MQ_CLK_AHB_DIV 119 +/* AUDIO AHB */ +#define IMX8MQ_CLK_AUDIO_AHB_SRC 120 +#define IMX8MQ_CLK_AUDIO_AHB_CG 121 +#define IMX8MQ_CLK_AUDIO_AHB_PRE_DIV 122 +#define IMX8MQ_CLK_AUDIO_AHB_DIV 123 + +/* DRAM_ALT */ +#define IMX8MQ_CLK_DRAM_ALT 124 +/* DRAM APB */ +#define IMX8MQ_CLK_DRAM_APB 125 +/* VPU_G1 */ +#define IMX8MQ_CLK_VPU_G1 126 +/* VPU_G2 */ +#define IMX8MQ_CLK_VPU_G2 127 +/* DISP_DTRC */ +#define IMX8MQ_CLK_DISP_DTRC 128 +/* DISP_DC8000 */ +#define IMX8MQ_CLK_DISP_DC8000 129 +/* PCIE_CTRL */ +#define IMX8MQ_CLK_PCIE1_CTRL 130 +/* PCIE_PHY */ +#define IMX8MQ_CLK_PCIE1_PHY 131 +/* PCIE_AUX */ +#define IMX8MQ_CLK_PCIE1_AUX 132 +/* DC_PIXEL */ +#define IMX8MQ_CLK_DC_PIXEL 133 +/* LCDIF_PIXEL */ +#define IMX8MQ_CLK_LCDIF_PIXEL 134 +/* SAI1~6 */ +#define IMX8MQ_CLK_SAI1 135 + +#define IMX8MQ_CLK_SAI2 136 + +#define IMX8MQ_CLK_SAI3 137 + +#define IMX8MQ_CLK_SAI4 138 + +#define IMX8MQ_CLK_SAI5 139 + +#define IMX8MQ_CLK_SAI6 140 +/* SPDIF1 */ +#define IMX8MQ_CLK_SPDIF1 127 +/* SPDIF2 */ +#define IMX8MQ_CLK_SPDIF2 131 +/* ENET_REF */ +#define IMX8MQ_CLK_ENET_REF 135 +/* ENET_TIMER */ +#define IMX8MQ_CLK_ENET_TIMER 139 +/* ENET_PHY */ +#define IMX8MQ_CLK_ENET_PHY_REF 143 +/* NAND */ +#define IMX8MQ_CLK_NAND 147 +/* QSPI */ +#define IMX8MQ_CLK_QSPI 148 +/* USDHC1 */ +#define IMX8MQ_CLK_USDHC1 149 +/* USDHC2 */ +#define IMX8MQ_CLK_USDHC2 150 +/* I2C1 */ +#define IMX8MQ_CLK_I2C1 151 +/* I2C2 */ +#define IMX8MQ_CLK_I2C2 152 +/* I2C3 */ +#define IMX8MQ_CLK_I2C3 153 +/* I2C4 */ +#define IMX8MQ_CLK_I2C4 154 +/* UART1 */ +#define IMX8MQ_CLK_UART1 155 +/* UART2 */ +#define IMX8MQ_CLK_UART2 156 +/* UART3 */ +#define IMX8MQ_CLK_UART3 157 +/* UART4 */ +#define IMX8MQ_CLK_UART4 158 +/* USB_CORE_REF */ +#define IMX8MQ_CLK_USB_CORE_REF 159 +/* USB_PHY_REF */ +#define IMX8MQ_CLK_USB_PHY_REF 160 +/* ECSPI1 */ +#define IMX8MQ_CLK_ECSPI1 161 +/* ECSPI2 */ +#define IMX8MQ_CLK_ECSPI2 162 +/* PWM1 */ +#define IMX8MQ_CLK_PWM1 163 +/* PWM2 */ +#define IMX8MQ_CLK_PWM2 164 +/* PWM3 */ +#define IMX8MQ_CLK_PWM3 165 +/* PWM4 */ +#define IMX8MQ_CLK_PWM4 166 +/* GPT1 */ +#define IMX8MQ_CLK_GPT1 167 +/* WDOG */ +#define IMX8MQ_CLK_WDOG 168 +/* WRCLK */ +#define IMX8MQ_CLK_WRCLK 169 +/* DSI_CORE */ +#define IMX8MQ_CLK_DSI_CORE 170 +/* DSI_PHY */ +#define IMX8MQ_CLK_DSI_PHY_REF 171 +/* DSI_DBI */ +#define IMX8MQ_CLK_DSI_DBI 172 +/*DSI_ESC */ +#define IMX8MQ_CLK_DSI_ESC 373 +/* CSI1_CORE */ +#define IMX8MQ_CLK_CSI1_CORE 374 +/* CSI1_PHY */ +#define IMX8MQ_CLK_CSI1_PHY_REF 375 +/* CSI_ESC */ +#define IMX8MQ_CLK_CSI1_ESC 376 +/* CSI2_CORE */ +#define IMX8MQ_CLK_CSI2_CORE 377 +/* CSI2_PHY */ +#define IMX8MQ_CLK_CSI2_PHY_REF 378 +/* CSI2_ESC */ +#define IMX8MQ_CLK_CSI2_ESC 379 +/* PCIE2_CTRL */ +#define IMX8MQ_CLK_PCIE2_CTRL 380 +/* PCIE2_PHY */ +#define IMX8MQ_CLK_PCIE2_PHY 381 +/* PCIE2_AUX */ +#define IMX8MQ_CLK_PCIE2_AUX 382 +/* ECSPI3 */ +#define IMX8MQ_CLK_ECSPI3 383 + +/* CCGR clocks */ +#define IMX8MQ_CLK_A53_ROOT 384 +#define IMX8MQ_CLK_DRAM_ROOT 385 +#define IMX8MQ_CLK_ECSPI1_ROOT 386 +#define IMX8MQ_CLK_ECSPI2_ROOT 387 +#define IMX8MQ_CLK_ECSPI3_ROOT 388 +#define IMX8MQ_CLK_ENET1_ROOT 389 +#define IMX8MQ_CLK_GPT1_ROOT 390 +#define IMX8MQ_CLK_I2C1_ROOT 391 +#define IMX8MQ_CLK_I2C2_ROOT 392 +#define IMX8MQ_CLK_I2C3_ROOT 393 +#define IMX8MQ_CLK_I2C4_ROOT 394 +#define IMX8MQ_CLK_M4_ROOT 395 +#define IMX8MQ_CLK_PCIE1_ROOT 396 +#define IMX8MQ_CLK_PCIE2_ROOT 397 +#define IMX8MQ_CLK_PWM1_ROOT 398 +#define IMX8MQ_CLK_PWM2_ROOT 399 +#define IMX8MQ_CLK_PWM3_ROOT 400 +#define IMX8MQ_CLK_PWM4_ROOT 401 +#define IMX8MQ_CLK_QSPI_ROOT 402 +#define IMX8MQ_CLK_SAI1_ROOT 403 +#define IMX8MQ_CLK_SAI2_ROOT 404 +#define IMX8MQ_CLK_SAI3_ROOT 405 +#define IMX8MQ_CLK_SAI4_ROOT 406 +#define IMX8MQ_CLK_SAI5_ROOT 407 +#define IMX8MQ_CLK_SAI6_ROOT 408 +#define IMX8MQ_CLK_UART1_ROOT 409 +#define IMX8MQ_CLK_UART2_ROOT 411 +#define IMX8MQ_CLK_UART3_ROOT 412 +#define IMX8MQ_CLK_UART4_ROOT 413 +#define IMX8MQ_CLK_USB1_CTRL_ROOT 414 +#define IMX8MQ_CLK_USB2_CTRL_ROOT 415 +#define IMX8MQ_CLK_USB1_PHY_ROOT 416 +#define IMX8MQ_CLK_USB2_PHY_ROOT 417 +#define IMX8MQ_CLK_USDHC1_ROOT 418 +#define IMX8MQ_CLK_USDHC2_ROOT 419 +#define IMX8MQ_CLK_WDOG1_ROOT 420 +#define IMX8MQ_CLK_WDOG2_ROOT 421 +#define IMX8MQ_CLK_WDOG3_ROOT 422 +#define IMX8MQ_CLK_GPU_ROOT 423 +#define IMX8MQ_CLK_HEVC_ROOT 424 +#define IMX8MQ_CLK_AVC_ROOT 425 +#define IMX8MQ_CLK_VP9_ROOT 426 +#define IMX8MQ_CLK_HEVC_INTER_ROOT 427 +#define IMX8MQ_CLK_DISP_ROOT 428 +#define IMX8MQ_CLK_HDMI_ROOT 429 +#define IMX8MQ_CLK_HDMI_PHY_ROOT 430 +#define IMX8MQ_CLK_VPU_DEC_ROOT 431 +#define IMX8MQ_CLK_CSI1_ROOT 432 +#define IMX8MQ_CLK_CSI2_ROOT 433 +#define IMX8MQ_CLK_RAWNAND_ROOT 434 +#define IMX8MQ_CLK_SDMA1_ROOT 435 +#define IMX8MQ_CLK_SDMA2_ROOT 436 +#define IMX8MQ_CLK_VPU_G1_ROOT 437 +#define IMX8MQ_CLK_VPU_G2_ROOT 438 + +/* SCCG PLL GATE */ +#define IMX8MQ_SYS1_PLL_OUT 439 +#define IMX8MQ_SYS2_PLL_OUT 440 +#define IMX8MQ_SYS3_PLL_OUT 441 +#define IMX8MQ_DRAM_PLL_OUT 442 + +#define IMX8MQ_GPT_3M_CLK 443 + +#define IMX8MQ_CLK_IPG_ROOT 444 +#define IMX8MQ_CLK_IPG_AUDIO_ROOT 445 +#define IMX8MQ_CLK_SAI1_IPG 446 +#define IMX8MQ_CLK_SAI2_IPG 447 +#define IMX8MQ_CLK_SAI3_IPG 448 +#define IMX8MQ_CLK_SAI4_IPG 449 +#define IMX8MQ_CLK_SAI5_IPG 450 +#define IMX8MQ_CLK_SAI6_IPG 451 + +/* DSI AHB/IPG clocks */ +/* rxesc clock */ +#define IMX8MQ_CLK_DSI_AHB 452 +/* txesc clock */ +#define IMX8MQ_CLK_DSI_IPG_DIV 453 + +/* VIDEO2 PLL */ +#define IMX8MQ_VIDEO2_PLL1_REF_SEL 454 +#define IMX8MQ_VIDEO2_PLL1_REF_DIV 455 +#define IMX8MQ_VIDEO2_PLL1 456 +#define IMX8MQ_VIDEO2_PLL1_OUT 457 +#define IMX8MQ_VIDEO2_PLL1_OUT_DIV 458 +#define IMX8MQ_VIDEO2_PLL2 459 +#define IMX8MQ_VIDEO2_PLL2_DIV 460 +#define IMX8MQ_VIDEO2_PLL2_OUT 461 +#define IMX8MQ_CLK_TMU_ROOT 462 + +/* Display root clocks */ +#define IMX8MQ_CLK_DISP_AXI_ROOT 463 +#define IMX8MQ_CLK_DISP_APB_ROOT 464 +#define IMX8MQ_CLK_DISP_RTRM_ROOT 465 + +#define IMX8MQ_CLK_OCOTP_ROOT 476 + +#define IMX8MQ_CLK_DRAM_ALT_ROOT 477 +#define IMX8MQ_CLK_DRAM_CORE 478 + +#define IMX8MQ_CLK_MU_ROOT 479 +#define IMX8MQ_VIDEO2_PLL_OUT 480 + +#define IMX8MQ_CLK_CLKO2 481 + +#define IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK 482 + +#define IMX8MQ_CLK_END 483 +#endif /* __DT_BINDINGS_CLOCK_IMX8MQ_H */ From patchwork Thu Aug 16 15:27:13 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 958379 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="QiycX+t6"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 41rqwW1T5jz9sBn for ; Fri, 17 Aug 2018 01:28:11 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2392018AbeHPS1A (ORCPT ); Thu, 16 Aug 2018 14:27:00 -0400 Received: from mail-eopbgr20085.outbound.protection.outlook.com ([40.107.2.85]:13040 "EHLO EUR02-VE1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725808AbeHPS07 (ORCPT ); Thu, 16 Aug 2018 14:26:59 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=7UoHKzRUM4Rc1K65M2cWPvUaeNiIh/eVzAHvLglLFMc=; b=QiycX+t6GN0ldjZRfS5zLfOWgDImGZGNAOuPKrcYQn94QlqXXtUNDZqf6eMRpOtB38axhdP69EvLrn+12Fluw56aH00mi64nBYgxN0quAHEjM4tYdTQxcXlAreNrsHyFiwaMUP+7Ea67xQoz+GtvWzNcKYEOgV3mkKIAxmKq5oQ= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=abel.vesa@nxp.com; Received: from fsr-ub1664-175.ea.freescale.net (95.76.156.53) by DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1038.21; Thu, 16 Aug 2018 15:27:39 +0000 From: Abel Vesa To: Lucas Stach , Dong Aisheng , Fabio Estevam , Anson Huang Cc: linux-gpio@vger.kernel.org, linux-imx@nxp.com, Shawn Guo , Pengutronix Kernel Team , Linus Walleij , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa Subject: [PATCH v4 2/5] clk: imx: add fractional PLL output clock Date: Thu, 16 Aug 2018 18:27:13 +0300 Message-Id: <1534433236-8925-3-git-send-email-abel.vesa@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> References: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> MIME-Version: 1.0 X-Originating-IP: [95.76.156.53] X-ClientProxiedBy: VI1P194CA0020.EURP194.PROD.OUTLOOK.COM (2603:10a6:800:be::30) To DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5cd6b9f9-bd17-42b3-2e62-08d6038ccdc4 X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:DB5PR04MB1608; X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 3:VeZLMURQ8oGo3uw37s+UIClK47T/dqxBpt8YhB5//wu/JYoatHuKHN2kZsCKCAktzYvIJvb9Q3Z0y/BmwKgbFLFnTCiGuw9MABj0zKGA/WE1yEn9YjFtNSUBuVtM6PgYXOAhygPb+ly1nURfR1M99eO8X+JTngiBzIAFVVVMyyX2Iz4Cyaii1/IDxYScbtqiH3uDnqxYkrfH0ybg9JUQXB75t9iA7a2Eo7iFrdQ/2HRVLgmrHZhA+I5cjPQHu9UY; 25:oC+85r7qVvzgJr7BDyOJysJMqAJD1HA2efYY++fVf9adpjtqnUwA2rRKCOn5OQTEfnLkql1SPzMZMSqFucAMsrr74lixbNUiSOLJwhRlp7MFGoYR0p5FRnlskdRxVQBrkfphoL+jBzihAj29eTeSD6kcTdge9BJBN3ah+gHGtQg/tB0lY/vDZSawJOHSK2WX0aYCGdHrW/5T0jm9LqTHrCmMnqNMNnWO7O3l5H4HfALp2OPNYabT1xoDqXlu/i5KL0Wo88hM4uFlK+wy1M6kJB4l1eqlsraNhCcUFfTjdTuN9hY5jKgFcG72kDWtuNn5YDBUK4n+p3vmt8ozW9Gr0Q==; 31:0lUvnWWIy7ZqmhQoSlMl7DEFjKVUhJMy1aeZwcrul0lr/HciyfmeAu9FmDIp4YgNnKqAJYzkXENMC4s33vgeMOjLRk6IQUFrjgfyMQQXTTesvpqrsnfD/1VR8Xg5RwW3hP9svQJw9w94kdN+1GvgyNT1YFxVfdg48MpQ9Z+GYPdLue8reIwcidZtCofIdSFoUfITJqSmrxSE5phzaCZLG2MGBrmkNKJlqYgsqkPflkk= X-MS-TrafficTypeDiagnostic: DB5PR04MB1608: X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 20:j0kAyg5ABUu9PeEbqKUvrY7Nw2ziEw6muIEN1meP32vua8MUrKlxpWec8dN/Qly0cYbhhCiOTvs8SMIKQ7ReM+jUSECjq+36M3/mjxzAZPVAtf9b33awHu/gNe44OUgPWiqLhMe3ROQBOeY/1dIaRs1N2FsSW5UfqMjG/7k4pCNZCn6fSp3s0RMkKkoNyYO6JsU5HUZi2984azjzm7T4VIxTn16REMAk+14+PfC/hhvJwYSEt2DQviAyiR4pexjGejUWkV2+AGks9uibCgVg0eZQLMb/0oY479LbVGnt2TmPpuT3fNB/XyIPN3RJSTTH5eIhwpyMZWh0j+PBXa4MHDQX3peJwrak+mgAbtwbJK5OB9uR/j3Lu6VvIK+maFgYAyP9CjSs3OYjlkbEwNPuBOsmVvMg0F/9Qz7xxieeHMVJf3Kvr3K3AklGIV0XKVevNgnH82tKb7dB7IgG9kmt8apixMGTW8yVBY+QfTuD0sV0IgFoCBvkRFFDExXK/lnz; 4:LUpjQhzLkwoegY2Li22TS7kAFWzmCphCl/5LEsp2RneHjI5YZgRNi2UYfZkrISajwuJVSXM6C3F3NQsmYB3P7pSYblhQl2+PNBggA1xNwVq6YCuQ7ngDWqiG2tBFv7/FT4w1CN+W9G9mP24ctR7jrzdeudtO059YT8JlWG2udkj8jmAILJQBa4kq2Ws/981E59TAhBIi7PqcHVR+inbSunnbJ9Q4/nq70jxDXsh7s1PHqkjoVB5da4vgYPE+O3/qmJPHZ99YI6um/HdPNQ9mtA+aM5pGyy2H6/7P39c5+o7rxrTVW1nPIpwwObNEh0+e X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231311)(944501410)(52105095)(93006095)(93001095)(10201501046)(3002001)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201708071742011)(7699016); SRVR:DB5PR04MB1608; BCL:0; PCL:0; RULEID:; SRVR:DB5PR04MB1608; X-Forefront-PRVS: 07665BE9D1 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(346002)(136003)(39860400002)(366004)(396003)(376002)(189003)(199004)(11346002)(36756003)(446003)(14444005)(476003)(47776003)(53936002)(956004)(386003)(6506007)(6512007)(6116002)(105586002)(106356001)(486006)(2616005)(2906002)(3846002)(305945005)(5660300001)(7416002)(6666003)(6636002)(48376002)(50466002)(7736002)(16526019)(76176011)(6486002)(44832011)(26005)(81156014)(81166006)(316002)(8936002)(8676002)(66066001)(51416003)(25786009)(16586007)(86362001)(68736007)(110136005)(54906003)(4326008)(52116002)(50226002)(186003)(478600001)(97736004); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR04MB1608; H:fsr-ub1664-175.ea.freescale.net; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 23:Bo2rv7Sn4eviYB8cQYprXKzKTVsUR8sg/wo8/awEfDNCTjhuaWycHBMUIkeEhDYIiRiCGr75BDTkvQnNuB2YWHYGa2yWvImO8H+su4Cb+SHAQKYMcTwgh4LBkLkUGaAcjJjsjYnhq8AsIims7gxwK2d30it9mKo2H03cIdpjqycA3Igt2oxhq2VdVRKZk/cqxJea3y+qNH2ej9zV/EZyLQLBp42kDeUUr4llJFxfyq398rC5+rr7fU+YpO2bIGwZh538Dl363RsjffpgHkJs+3c9MIhnqqNXoNYQ20hR8ME2ERfO+DAAYbhH+WZ2eMZCV16sm5W45tlSeXllRVmKMkG8LgmUmppmsDFI0emDwZYJNJIwaZ40TRQ671iGnqMPzCL38Aoz2x/zSLrY2QBJJARgAtPY1yxR5FGu5BMkFa41bPIM4/UsPLChY2v50avgHKOBFeB8WHmlV09CKnvtxE8ypqnJcSx+9sxUx/hGs1K7QUWD5T71i5ZBufLF8qA/pobnHDmpGlX83uaLKLiFHq8JxNl468RkdUMdzM0WfiRRtnLGrrQm/qTxdf4/SOXdh0WtlRpdW5A++v57HlhMEBGPQCewzYX0RkEEtRbNejqD/Bxi6eqwWCG/C1N3jBDKkW2T2iknCiHxiNRhnYLxm7xFdVaH7rx0/d4gaviQJIo3dz3YI4qonOoHj8MKdJCEb1RjA9m0VvHFpZ6XLDdEPrXqnhRG0XrJxpyn+PEdQu7hfIel/6F81DT0FkYBPjp1hjclJ/qlEDgZNwkX+cL9C5KDMjnJAnF4eRrQowaYgeQCHIo9aaWclgmE7PCJ/5cGLv1A0IyhQP91L5YayJZI/5yyRxzsH1NNLcmPLFgeHn4QJ9/yQEyPze9ubmZ5JsVUlqGleqXTmqSt2TGvDHTfhremyvb8iT8Gw9TXcRhNf3wG0mx1PH/XoF1bIXBcc1AKOcQfjgRaOLyAShpfIx+efd0Gf5pM24tZG2X6bG5zOtlc9IGOVQFryzd1vHDdWyifHRDUaN2Z32nwh7hr6I8SgodZDoorovejYmV1WFEV8KkMw4mSIxPLrYT434le7JKZ0tecsU9hLOOWoUREqbZk6dZYsgcSRmmGmpyYIXbXxlH2ilrP748lVBMoe+RIj5kWMeJwW7Cr4Bjj/kdkthnbt/ivdLqdnoSiHOAIUziHsff2z45oqFhYV617QTcvJxyaXaVIwZlgWxt5oX6+Nrlu0ybGDTAX2pUENGefT2MYkklQAL3zdk2srugiyfybjEIh X-Microsoft-Antispam-Message-Info: uMCCibgT8PrccQI1RIWIvM/NtRvcYdiiBGqvnVSSXcR/YDv9bU1ax+MznZTMfve0l3Q+gwMXBMfoF7x8/3py8/cG8Al6wzWX1p5knl0JoxoQnaqAyVWl8ZOUFWmkVSzmDQ/znMj+dHKG/nPDvJIgdupfoXR6wkJD2ygpBA3B9tfBy7AMxDGvzQqKEnpJ6WeYpc0Ie/8UGNlRmC92wucnAOnWUWtB6ksCkvEaiMzWpcLBFJ9eiOp9iSOmx5NQjTMrex/q3KchKeaL8gF9r5mdbhVGdfzJMFp2GlAPe2f1nKhIUut8kFJItWMJlmhFds8xU6R5KA0sHfcarKpX1Szisd4Xmhzh/EkP34r+Jm8+KZ0= X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 6:Vj39JL/sasA09AVMOIh2Hvo0Dc94axskaf6JwWVaAAyMMTNcYyG9xn4GJ5+smJUgNQt32vTGUA7YMwOgR/CS7Ixv3LQBfHw+uab8O4PZqTY5QRbtoMd+4sp/Ea6byBjdB3ZqVYZRSOI9sRBy/NybgAarjV5Wj2MSX14vChDRoBtEqyJJfih3Wn0RDOjbIypXgkGNcuaZVoaLp42CfIn084SbolRNkrF+HWicYupc9BZwdbNWMl5Wc2kMBPyxBqZwZY7D93QVfiUgbiT3AXHxv+U0D1WbQ50RjDGqqeIb1B5oUtTvrltqBsb1jdP7YbMc671dxKhY2YMfCtXlF5VMl7Eo6sEs7eTfJihI/FV7nMwN+H0xb8/lm1B9P8Ag5h3UZ1gKJTxCV5qF4aSeqXVMP20uqedDApxe+UBP/zKHf9XqxRQEy9bhEggmcrkWgCnYoA9uhnDDZZWnBggPEfd63w==; 5:kCxu9Sm7pIybXRpCxhxMLucBHVUBda+ltXEbCPpYPer/EUH07yvihEjE01dw8IMMpJkug140YnJUgLtW5yDstcB8ZgqWsMKyuTlEPJfWg/b0z93rklAXgpsLizuSH5BtCkaKvIMMvnC+O2Zh+byeQb6RDnhPrl/dvyHqOdBZlxM=; 7:Xq3N4Co1hr48iRI+uY4Q78MLl4yq/UEgNeVZkKa6kZg7GoSLpXe/oazFTxk13PYsPbCyhoYLwm0vvgWyqJFYIF1jUGx4y5CxMGOvljC5KZKzIXQ8Y1mTpYixEFoWcGZ/Ht7AiKU49AT82tFHVVgRKsfCsjwbksSHrV9kyNvh9F7loU919iFihrgginel/PM+ZGFTXiVBjQP4nvBq5whkgSr6CMJWVyxcCp/u9AMo1rvXdgL4zUjJ0Ia9ITttwnM1 SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Aug 2018 15:27:39.0431 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5cd6b9f9-bd17-42b3-2e62-08d6038ccdc4 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR04MB1608 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Lucas Stach This is a new clock type introduced on i.MX8. Signed-off-by: Lucas Stach Signed-off-by: Abel Vesa --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-frac-pll.c | 230 +++++++++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 3 + 3 files changed, 234 insertions(+) create mode 100644 drivers/clk/imx/clk-frac-pll.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 8c3baa7..4893c1f 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -6,6 +6,7 @@ obj-y += \ clk-cpu.o \ clk-fixup-div.o \ clk-fixup-mux.o \ + clk-frac-pll.o \ clk-gate-exclusive.o \ clk-gate2.o \ clk-pllv1.o \ diff --git a/drivers/clk/imx/clk-frac-pll.c b/drivers/clk/imx/clk-frac-pll.c new file mode 100644 index 0000000..c80c6ed --- /dev/null +++ b/drivers/clk/imx/clk-frac-pll.c @@ -0,0 +1,230 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018 NXP. + */ + +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define PLL_CFG0 0x0 +#define PLL_CFG1 0x4 + +#define PLL_LOCK_STATUS BIT(31) +#define PLL_PD 19 +#define PLL_PD_MASK BIT(PLL_PD) +#define PLL_BYPASS 14 +#define PLL_BYPASS_MASK BIT(PLL_BYPASS) +#define PLL_NEWDIV_VAL BIT(12) +#define PLL_NEWDIV_ACK BIT(11) +#define PLL_FRAC_DIV_MASK 0xffffff +#define PLL_INT_DIV_MASK 0x7f +#define PLL_OUTPUT_DIV_MASK 0x1f +#define PLL_FRAC_DENOM 0x1000000 + +struct clk_frac_pll { + struct clk_hw hw; + void __iomem *base; +}; + +#define to_clk_frac_pll(_hw) container_of(_hw, struct clk_frac_pll, hw) + +static int clk_wait_lock(struct clk_frac_pll *pll) +{ + unsigned long timeout = jiffies + msecs_to_jiffies(10); + u32 val; + + /* Wait for PLL to lock */ + do { + if (readl_relaxed(pll->base) & PLL_LOCK_STATUS) + break; + if (time_after(jiffies, timeout)) + break; + } while (1); + + return readl_poll_timeout(pll->base, val, + val & PLL_LOCK_STATUS, 0, 1000); +} + +static int clk_wait_ack(struct clk_frac_pll *pll) +{ + unsigned long timeout = jiffies + msecs_to_jiffies(50); + u32 val; + + /* return directly if the pll is in powerdown or in bypass */ + if (readl_relaxed(pll->base) & (PLL_PD_MASK | PLL_BYPASS_MASK)) + return 0; + + /* Wait for the pll's divfi and divff to be reloaded */ + do { + if (readl_relaxed(pll->base) & PLL_NEWDIV_ACK) + break; + if (time_after(jiffies, timeout)) + break; + } while (1); + + return readl_poll_timeout(pll->base, val, + val & PLL_NEWDIV_ACK, 0, 1000); +} + +static int clk_pll_prepare(struct clk_hw *hw) +{ + struct clk_frac_pll *pll = to_clk_frac_pll(hw); + u32 val; + + val = readl_relaxed(pll->base + PLL_CFG0); + val &= ~PLL_PD_MASK; + writel_relaxed(val, pll->base + PLL_CFG0); + + return clk_wait_lock(pll); +} + +static void clk_pll_unprepare(struct clk_hw *hw) +{ + struct clk_frac_pll *pll = to_clk_frac_pll(hw); + u32 val; + + val = readl_relaxed(pll->base + PLL_CFG0); + val |= PLL_PD_MASK; + writel_relaxed(val, pll->base + PLL_CFG0); +} + +static int clk_pll_is_prepared(struct clk_hw *hw) +{ + struct clk_frac_pll *pll = to_clk_frac_pll(hw); + u32 val; + + val = readl_relaxed(pll->base + PLL_CFG0); + return (val & PLL_PD_MASK) ? 0 : 1; +} + +static unsigned long clk_pll_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct clk_frac_pll *pll = to_clk_frac_pll(hw); + u32 val, divff, divfi, divq; + u64 temp64; + + val = readl_relaxed(pll->base + PLL_CFG0); + divq = ((val & PLL_OUTPUT_DIV_MASK) + 1) * 2; + val = readl_relaxed(pll->base + PLL_CFG1); + divff = (val >> 7) & PLL_FRAC_DIV_MASK; + divfi = (val & PLL_INT_DIV_MASK); + + temp64 = (u64)parent_rate * 8; + temp64 *= divff; + do_div(temp64, PLL_FRAC_DENOM); + temp64 /= divq; + + return parent_rate * 8 * (divfi + 1) / divq + (unsigned long)temp64; +} + +static long clk_pll_round_rate(struct clk_hw *hw, unsigned long rate, + unsigned long *prate) +{ + unsigned long parent_rate = *prate; + u32 divff, divfi; + u64 temp64; + + parent_rate *= 8; + rate *= 2; + divfi = rate / parent_rate; + temp64 = (u64)(rate - divfi * parent_rate); + temp64 *= PLL_FRAC_DENOM; + do_div(temp64, parent_rate); + divff = temp64; + + temp64 = (u64)parent_rate; + temp64 *= divff; + do_div(temp64, PLL_FRAC_DENOM); + + return (parent_rate * divfi + (unsigned long)temp64) / 2; +} + +/* + * To simplify the clock calculation, we can keep the 'PLL_OUTPUT_VAL' at zero + * (means the PLL output will be divided by 2). So the PLL output can use + * the below formula: + * pllout = parent_rate * 8 / 2 * DIVF_VAL; + * where DIVF_VAL = 1 + DIVFI + DIVFF / 2^24. + */ +static int clk_pll_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct clk_frac_pll *pll = to_clk_frac_pll(hw); + u32 val, divfi, divff; + u64 temp64; + int ret; + + parent_rate *= 8; + rate *= 2; + divfi = rate / parent_rate; + temp64 = (u64) (rate - divfi * parent_rate); + temp64 *= PLL_FRAC_DENOM; + do_div(temp64, parent_rate); + divff = temp64; + + val = readl_relaxed(pll->base + PLL_CFG1); + val &= ~((PLL_FRAC_DIV_MASK << 7) | (PLL_INT_DIV_MASK)); + val |= ((divff << 7) | (divfi - 1)); + writel_relaxed(val, pll->base + PLL_CFG1); + + val = readl_relaxed(pll->base + PLL_CFG0); + val &= ~0x1f; + writel_relaxed(val, pll->base + PLL_CFG0); + + /* Set the NEV_DIV_VAL to reload the DIVFI and DIVFF */ + val = readl_relaxed(pll->base + PLL_CFG0); + val |= PLL_NEWDIV_VAL; + writel_relaxed(val, pll->base + PLL_CFG0); + + ret = clk_wait_ack(pll); + + /* clear the NEV_DIV_VAL */ + val = readl_relaxed(pll->base + PLL_CFG0); + val &= ~PLL_NEWDIV_VAL; + writel_relaxed(val, pll->base + PLL_CFG0); + + return ret; +} + +static const struct clk_ops clk_frac_pll_ops = { + .prepare = clk_pll_prepare, + .unprepare = clk_pll_unprepare, + .is_prepared = clk_pll_is_prepared, + .recalc_rate = clk_pll_recalc_rate, + .round_rate = clk_pll_round_rate, + .set_rate = clk_pll_set_rate, +}; + +struct clk *imx_clk_frac_pll(const char *name, const char *parent_name, + void __iomem *base) +{ + struct clk_init_data init; + struct clk_frac_pll *pll; + struct clk *clk; + + pll = kzalloc(sizeof(*pll), GFP_KERNEL); + if (!pll) + return ERR_PTR(-ENOMEM); + + pll->base = base; + init.name = name; + init.ops = &clk_frac_pll_ops; + init.flags = 0; + init.parent_names = &parent_name; + init.num_parents = 1; + + pll->hw.init = &init; + + clk = clk_register(NULL, &pll->hw); + if (IS_ERR(clk)) + kfree(pll); + + return clk; +} diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 8076ec0..13daf1c 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -27,6 +27,9 @@ struct clk *imx_clk_pllv1(enum imx_pllv1_type type, const char *name, struct clk *imx_clk_pllv2(const char *name, const char *parent, void __iomem *base); +struct clk *imx_clk_frac_pll(const char *name, const char *parent_name, + void __iomem *base); + enum imx_pllv3_type { IMX_PLLV3_GENERIC, IMX_PLLV3_SYS, From patchwork Thu Aug 16 15:27:14 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 958377 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="LsyLzZje"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 41rqwF4d4Lz9s4V for ; Fri, 17 Aug 2018 01:27:57 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404029AbeHPS1F (ORCPT ); Thu, 16 Aug 2018 14:27:05 -0400 Received: from mail-eopbgr20085.outbound.protection.outlook.com ([40.107.2.85]:13040 "EHLO EUR02-VE1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2387586AbeHPS1C (ORCPT ); Thu, 16 Aug 2018 14:27:02 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lXf7qO38vaYskqGDfbVulsm2QujivvVj2Ne8jKVWVAk=; b=LsyLzZjeGV14rZ9lZpBa5ETc6zQtgQSZwQwtBlp0rBQR70auC42jAFbGbvpRxjym4jRMSq1Cki9oHi7DCTokFhXYH+6VikeE7LuG/7xNgLqLekX53PXodpapL9HmYEYZgcYT86ZFA73ZipL5VZTS50Y6x54ZqWbeBECkw2sp9Yk= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=abel.vesa@nxp.com; Received: from fsr-ub1664-175.ea.freescale.net (95.76.156.53) by DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1038.21; Thu, 16 Aug 2018 15:27:40 +0000 From: Abel Vesa To: Lucas Stach , Dong Aisheng , Fabio Estevam , Anson Huang Cc: linux-gpio@vger.kernel.org, linux-imx@nxp.com, Shawn Guo , Pengutronix Kernel Team , Linus Walleij , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa Subject: [PATCH v4 3/5] clk: imx: add SCCG PLL type Date: Thu, 16 Aug 2018 18:27:14 +0300 Message-Id: <1534433236-8925-4-git-send-email-abel.vesa@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> References: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> MIME-Version: 1.0 X-Originating-IP: [95.76.156.53] X-ClientProxiedBy: VI1P194CA0020.EURP194.PROD.OUTLOOK.COM (2603:10a6:800:be::30) To DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 02fdf06f-15ba-49ce-752a-08d6038cceab X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:DB5PR04MB1608; X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 3:ZAPyFuMjVXkqZqwvoBWmGXJvVDprDo+UXF4y7im7xVHN198Az8nW3UhjqbY8cubJ+eFnESg83bv8pvgeoXAvgAWvTONPynSDwmTIq5zJ18R2U0WyfHN2oF+hz7CkBfQIzaVbSc1X1ztX1VPjta/vZb1U0Q0LlMyOqyUmg6MF68yT3BdRUfPx9E2y6qLMpQac8NmvQ/aqbutN/B32jwHf0PsEZhejL8Q0yXygkuaRFaLNHnsmvHucYXaZ7eqFFYsj; 25:QShYJUbtp9XfElOT8gbxmTqVoo287Ds/Wi4Dq+7rQa3A64Le+RPmWmUYVuT8yswXO0Jqm9eDBNtpY9uapdH187zMpidkWHGrxaryX3xjZjkFMbIDX16jxuJUPfLDlNPDbwFyEnXVdo8u9PSWjyb7+OD+7w4rM4RUNlYKvTUlcIQ1lSmT8DHUFI1wjx0tI+qQLsM/EDqSih8oteSiJh+3b7OBMFRKFGPacxARXcjtymyOO60ZfCCKFvIyVsrTYh8d3v/vIl0sXjbIJRgrixozSbYJgoWQuGyGaXc9zaUN9X6hfWBsTsU5v2uhRq8TP3URgojWo7YkFtrEC1OQV/iaZg==; 31:0CffWauvfeYwMETq0AQ1ASTjgJByL53FXRlJ71mUbxkVLaEERW7kU/p4qokBV3CVh0IeBNgTaYR5MBqDL90pd8EvJStSmIqtACQ2OMkRXMydUe4R40ZeuV86UiYBulG2TA1sbImCmqRm1Q/bBcIypOVKfJYRtnlQ97Gog27ApxZkl0x4IrbnGaRLJ40ut50In8a3bvfLXpdOtKCWKUNkeQG9NO5JuXJ4ISQasE1i0aE= X-MS-TrafficTypeDiagnostic: DB5PR04MB1608: X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 20:PqYkyXT/sKsU1vzgIq/rbdSpCeuv5j7n3H0fSWfOVEwPb8K6gKTzdXvg56XXvrepLhpxKdhbS6zBmTYDw0NbQEGkMUP7OBBmpkDu66e8nx5KXUvR471jVzNJKp16KT5+AL5sx3bCpEkSHcx5p3zapdCawS0XwGEnSKR84cCzzNFyQ6Z3VSuYnvU56KNdtUFYJh4nNdjkZFUSrhnJ1n6HFMdxNy3iQRB9Cg1Uy2BVCIHP/WmHSX4bAG0//YfDPEsqXkZzX4flE6umyBnh4zNNzfILeBCiJQvFPBgcczjEk6jWGANiG/tJ/qrPU/KJU5W3SeB7/Bkks8bmFFi8l+gVJ1mJ3pMAoLhtfQWS6jfSriKmusWetNJ0cTVUsQW5p8uU/EQHJZNUDTqyXJjuMIkPdktBRZo1jzQX0eo2a4xOBstKohzabgSp5+OnDSpZ0y7WjCyV1o8OdvpFZmzV+4HNQC1ypzgCUh2J0Eb9OuJ+lut1jNkBVTyauBCNe1khUhep; 4:+0KJ5yyAFL5oddeLYsIgj4bQJ5mJ/Eiah84FD3LcyLt0TxBa1600J6o4O6OS/PPbxpp+nq+3QaYlQluZ07czngZlx6t749ofXXxF+MlTIJNyF25/w+mOJeanlQIzpQNyuGTyai77pqYG5n2N+aFCw86kOhYVKXQfUSkIB20I7KTmorUFspqtOk+ztIr2ss2PMTIU3yCXhOT/vKi8qEGexzpAkSB1d/DOdmnfUbD1T/b+t6hk29GrJTCALfeMPAVuRtNrwxPybXuKvOnMj7H/8s7WpfSZ+u/hq5lkaodjG2wWPiCBZZc8h7QzC20gTbBq X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231311)(944501410)(52105095)(93006095)(93001095)(10201501046)(3002001)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201708071742011)(7699016); SRVR:DB5PR04MB1608; BCL:0; PCL:0; RULEID:; SRVR:DB5PR04MB1608; X-Forefront-PRVS: 07665BE9D1 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(346002)(136003)(39860400002)(366004)(396003)(376002)(189003)(199004)(11346002)(36756003)(446003)(14444005)(476003)(47776003)(53936002)(956004)(386003)(6506007)(6512007)(6116002)(105586002)(106356001)(486006)(2616005)(2906002)(3846002)(305945005)(5660300001)(7416002)(6666003)(6636002)(48376002)(50466002)(7736002)(16526019)(76176011)(6486002)(44832011)(26005)(81156014)(81166006)(316002)(8936002)(8676002)(66066001)(51416003)(25786009)(16586007)(86362001)(68736007)(217873002)(110136005)(54906003)(4326008)(52116002)(50226002)(186003)(478600001)(97736004); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR04MB1608; H:fsr-ub1664-175.ea.freescale.net; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 23:fJIdBsRKsPB6Kc5Wz2f8NMP1E1vIpKn8Dg8ZfHgjWNAPse6ny2a3PJdYMAISy2DX0RnVNQpgzP7UK8Oab8kx5p9wqbCsyP6fP9QZ75ZoBvtFTX85m1DmDaE/S9EE/uzx6DCCAH4FNHdBDJW2eWKf9kUcK55TMHovm64DYKD+RizeG6ywtzKj2mwZyQ7R8CBlx2ZA2FiC1QDsoREQQ4WwFg2sddWbQIdoloPKWeZWKhH7eTeUhlaG5oRFUl0EK9ZX7Cs05XhlUjiLyn6LIJAAiWnK5hUIqdtI8VZ6xW5abZ4RZzhQn6oB2rKo3qq4CnO53kbPX2myqBBVdwgtBvYZ1IwHHuEt9bOkbNZKAvG8GkORLH+ke9zAwdtZu4/dkaoE25/WCTqm30pi32/xzIugf5tKJPJTt1r0W+wAQchcwmZqqhPGL8R2xtHqihV6vcKD5dq0z1/zlpmmeC4l9TxL6PH8uGsN81DZ5h3gjf5Hf6VjKHiAOnTimI5rpkGN5wTbDJH0Fo66V9qsN4rCFJ2sVOD1Ov9kDC/QmhNBh9YfAiS3zlJFXrvBOEQ8yTBVvpqTwwL2wum3PSuTnYZd+5r12IX87PfGdcOj4ub2P5c/Wedj554HMEXLLp/Ic7r0dG4pOm5XzuE9tiiwupxyTUDx587AW1AXEnapjhiBxcwQ8Fakdluwuz5SVTFV7mnqyV4H/bXKRnekOBG/FMxK8lqBkuj87HIgoTTaR9KmZPGCZChDzdEu3p/1rPI4aqpHXvjiPm6fb1MWGzdPG0MgnRM115hCngw08ET3Fz1MUKwI3V5iBGYsoVEXelA3XnTZ0Q2mpEO+seFGreVbChe2n2m1chwgmwGGZyjbMnwVx3BZBj0EsRP/LDECFfne+dCWD0VGPVpDjJiZe4kOrUgO5a3wFVFT2ZsCsuswaiPOjm/B9n55iVy2bXUQTRuqjgO6Us8NZoCFhvDcPGYBpRGKDhxVlLt5+a8IrR3S+xEyIWE1JvB2xN5tLEWZd/QTSFGOgzMYu7rEsfaG5whylrlv4eg/enHU2NA2LNlGlEC+1LCiRL6PODwqn7XbfLTKTSfIrn8TxCGXvbH7l37wbBPHmE7gMFJvUhYFE37AFOlmYJG41hrKY0Qh/DEYgmdgSdMQ9uEeORiAyeGPJb7odtNp9CZvhvV2BGH0Z0kr8ePSMKu2i3QRUptHKYXXeQXndY1PmrLe/S3YnMBkx6M2K0allkQrTiDVNOWAIeQVLovF1UHNnU+W7E8eX8QWEgU0A3NZLYLqAdH5Y3ypkGnuh977kES4iw== X-Microsoft-Antispam-Message-Info: SuJ7sykvUr3wn3sgY9vIfLvJSHktr0KYfFg5OatJEaV4gFzj/qjFoHMNJJOfrJYSADEdSQ5cpLMee73VxxGrmBzgRTS/LHtOA8dxFXByLZTQaWy1q9gS252FGR/km8Vvf/t2oXCMrKMQQTyS/KHXR7jUhjMv8OHRuMai8ncqCmoSuz5tI6YFWTMLoW5IPSSrjB+BAOqv0TM/yxS/b/0gN5QXLfvm4/jCr+kngqYED+wU7sfK219BHYbmITTJaPokvDm5fIwp+BIsRK+4WP0fp6Qv++83Imb/vWHgzoqD67dtv7dP2DPZgLBR7TIiFeeP3MCKNf0UoFqP5sbR3BRHfqBu1Yg119zavG8VZcSAlgE= X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 6:jrMXv+TqZHk71O8++bnzCdoR0nPhUJTp39i2pIvd4sW5vs1tpY6HzBAivkiKpbZET6pwinCyCHgJYS2mKTptJShyaDTs6kHRAYvU2RBNNjPVJp59tS3o3fHVzASWBc8GPXPtMTBeXxgJt2Pq3Ij8mh5lgTxH/X1Ng2cVFAHzapczYEjwR8HLyYaHDGfQVaDIOCoy+kLCuIMmU5S5TFitWrDeljCVsmIiX763PC/lkfhcFj/lzHq3YOe5Q4k/qdakjQIXvI9eeV555NGp48mcxbUUKKIT/BzAXafEWOxLMnQBdhS4mzBpTdpk7h9n+OEKYZaaGtA3N6b5dbsK3y+EZce1q4eCWzp0hTExGxl7dutZ2k3Z0QEVoRebiCDblBfP28kZetcwM9jMONCc31aF7nJv6BFBGoMkfYya1Vmly9I6dECTSDVAN72pe6mIwdzaxQAoiuy4glc2NqBT2uiZVA==; 5:4h+PiR8uPWU2u4wETlX3JCVGow2vXINzezSleIu1YDuoEzAb6ACnqU4/VZZA9bHfizf77JY1QxlOh+k9uxS4w+C01eXmPanJwIQegcEpEb3bDB4CIMZeyAYMU7pf8jNC7pWhX7fX8H9lehINVAcaCfGNV79oa00xwyB/5MhnAqw=; 7:CNjy3t8vm3zxDwyw2PM/7PzhOegYCkaGvIVp0Sem6dp5NpmDmciMRMIo+zJB3bQ0C5AdOpL/g0qofev4PlK9Zv6qbmo4fWO7Y0KDxV157SBySWx7OQvi1/fZR6borSkbqXuSV0qcRZYFCQGl4b9ybFbpNrwhiG2m37E0v+JF1KreGZSSoLeXNyLp3GDKP6YYSIUSeMH4KLjFGnyOPQBs2TvFhNyV8pRXFfpz/+LAxHeEDz9+tuvvbtU/bYKdhiBz SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Aug 2018 15:27:40.5588 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 02fdf06f-15ba-49ce-752a-08d6038cceab X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR04MB1608 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Lucas Stach The SCCG is a new PLL type introduced on i.MX8. Add support for this. The driver currently misses the PLL lock check, as the preliminary documentation mentions lock configurations, but is quiet about where to find the actual lock status signal. Signed-off-by: Lucas Stach Signed-off-by: Abel Vesa --- drivers/clk/imx/Makefile | 3 +- drivers/clk/imx/clk-sccg-pll.c | 231 +++++++++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 9 ++ 3 files changed, 242 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/imx/clk-sccg-pll.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 4893c1f..b87513c 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -12,7 +12,8 @@ obj-y += \ clk-pllv1.o \ clk-pllv2.o \ clk-pllv3.o \ - clk-pfd.o + clk-pfd.o \ + clk-sccg-pll.o obj-$(CONFIG_SOC_IMX1) += clk-imx1.o obj-$(CONFIG_SOC_IMX21) += clk-imx21.o diff --git a/drivers/clk/imx/clk-sccg-pll.c b/drivers/clk/imx/clk-sccg-pll.c new file mode 100644 index 0000000..886ae03 --- /dev/null +++ b/drivers/clk/imx/clk-sccg-pll.c @@ -0,0 +1,231 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright 2018 NXP. + */ + +#include +#include +#include +#include + +#include "clk.h" + +/* PLL CFGs */ +#define PLL_CFG0 0x0 +#define PLL_CFG1 0x4 +#define PLL_CFG2 0x8 + +#define PLL_DIVF1_SHIFT 13 +#define PLL_DIVF2_SHIFT 7 +#define PLL_DIVF_MASK 0x3f + +#define PLL_DIVR1_SHIFT 25 +#define PLL_DIVR2_SHIFT 19 +#define PLL_DIVR1_MASK 0x3 +#define PLL_DIVR2_MASK 0x3f +#define PLL_REF_SHIFT 0 +#define PLL_REF_MASK 0x3 + +#define PLL_LOCK 31 +#define PLL_PD 7 + +#define OSC_25M 25000000 +#define OSC_27M 27000000 + +struct clk_sccg_pll { + struct clk_hw hw; + void __iomem *base; +}; + +#define to_clk_sccg_pll(_hw) container_of(_hw, struct clk_sccg_pll, hw) + +static int clk_pll1_is_prepared(struct clk_hw *hw) +{ + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + u32 val; + + val = readl_relaxed(pll->base + PLL_CFG0); + return (val & (1 << PLL_PD)) ? 0 : 1; +} + +static unsigned long clk_pll1_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + u32 val, divf; + + val = readl_relaxed(pll->base + PLL_CFG2); + divf = (val >> PLL_DIVF1_SHIFT) & PLL_DIVF_MASK; + + return parent_rate * 2 * (divf + 1); +} + +static long clk_pll1_round_rate(struct clk_hw *hw, unsigned long rate, + unsigned long *prate) +{ + unsigned long parent_rate = *prate; + u32 div; + + div = rate / (parent_rate * 2); + + return parent_rate * div * 2; +} + +static int clk_pll1_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + u32 val; + u32 divf; + + divf = rate / (parent_rate * 2); + + val = readl_relaxed(pll->base + PLL_CFG2); + val &= ~(PLL_DIVF_MASK << PLL_DIVF1_SHIFT); + val |= (divf - 1) << PLL_DIVF1_SHIFT; + writel_relaxed(val, pll->base + PLL_CFG2); + + /* FIXME: PLL lock check */ + + return 0; +} + +static int clk_pll1_prepare(struct clk_hw *hw) +{ + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + u32 val; + + val = readl_relaxed(pll->base); + val &= ~(1 << PLL_PD); + writel_relaxed(val, pll->base); + + /* FIXME: PLL lock check */ + + return 0; +} + +static void clk_pll1_unprepare(struct clk_hw *hw) +{ + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + u32 val; + + val = readl_relaxed(pll->base); + val |= (1 << PLL_PD); + writel_relaxed(val, pll->base); +} + +static unsigned long clk_pll2_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + u32 val, ref, divr1, divf1, divr2, divf2; + u64 temp64; + + val = readl_relaxed(pll->base + PLL_CFG0); + switch ((val >> PLL_REF_SHIFT) & PLL_REF_MASK) { + case 0: + ref = OSC_25M; + break; + case 1: + ref = OSC_27M; + break; + default: + ref = OSC_25M; + break; + } + + val = readl_relaxed(pll->base + PLL_CFG2); + divr1 = (val >> PLL_DIVR1_SHIFT) & PLL_DIVR1_MASK; + divr2 = (val >> PLL_DIVR2_SHIFT) & PLL_DIVR2_MASK; + divf1 = (val >> PLL_DIVF1_SHIFT) & PLL_DIVF_MASK; + divf2 = (val >> PLL_DIVF2_SHIFT) & PLL_DIVF_MASK; + + temp64 = ref * 2; + temp64 *= (divf1 + 1) * (divf2 + 1); + + do_div(temp64, (divr1 + 1) * (divr2 + 1)); + + return (unsigned long)temp64; +} + +static long clk_pll2_round_rate(struct clk_hw *hw, unsigned long rate, + unsigned long *prate) +{ + u32 div; + unsigned long parent_rate = *prate; + + div = rate / (parent_rate); + + return parent_rate * div; +} + +static int clk_pll2_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + u32 val; + u32 divf; + struct clk_sccg_pll *pll = to_clk_sccg_pll(hw); + + divf = rate / (parent_rate); + + val = readl_relaxed(pll->base + PLL_CFG2); + val &= ~(PLL_DIVF_MASK << PLL_DIVF2_SHIFT); + val |= (divf - 1) << PLL_DIVF2_SHIFT; + writel_relaxed(val, pll->base + PLL_CFG2); + + /* FIXME: PLL lock check */ + + return 0; +} + +static const struct clk_ops clk_sccg_pll1_ops = { + .is_prepared = clk_pll1_is_prepared, + .recalc_rate = clk_pll1_recalc_rate, + .round_rate = clk_pll1_round_rate, + .set_rate = clk_pll1_set_rate, +}; + +static const struct clk_ops clk_sccg_pll2_ops = { + .prepare = clk_pll1_prepare, + .unprepare = clk_pll1_unprepare, + .recalc_rate = clk_pll2_recalc_rate, + .round_rate = clk_pll2_round_rate, + .set_rate = clk_pll2_set_rate, +}; + +struct clk *imx_clk_sccg_pll(const char *name, + const char *parent_name, + void __iomem *base, + enum imx_sccg_pll_type pll_type) +{ + struct clk_sccg_pll *pll; + struct clk *clk; + struct clk_init_data init; + + pll = kzalloc(sizeof(*pll), GFP_KERNEL); + if (!pll) + return ERR_PTR(-ENOMEM); + + pll->base = base; + init.name = name; + switch (pll_type) { + case SCCG_PLL1: + init.ops = &clk_sccg_pll1_ops; + break; + case SCCG_PLL2: + init.ops = &clk_sccg_pll2_ops; + break; + } + + init.flags = 0; + init.parent_names = &parent_name; + init.num_parents = 1; + + pll->hw.init = &init; + + clk = clk_register(NULL, &pll->hw); + if (IS_ERR(clk)) + kfree(pll); + + return clk; +} diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 13daf1c..12b3fd6 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -21,6 +21,11 @@ enum imx_pllv1_type { IMX_PLLV1_IMX35, }; +enum imx_sccg_pll_type { + SCCG_PLL1, + SCCG_PLL2, +}; + struct clk *imx_clk_pllv1(enum imx_pllv1_type type, const char *name, const char *parent, void __iomem *base); @@ -30,6 +35,10 @@ struct clk *imx_clk_pllv2(const char *name, const char *parent, struct clk *imx_clk_frac_pll(const char *name, const char *parent_name, void __iomem *base); +struct clk *imx_clk_sccg_pll(const char *name, const char *parent_name, + void __iomem *base, + enum imx_sccg_pll_type pll_type); + enum imx_pllv3_type { IMX_PLLV3_GENERIC, IMX_PLLV3_SYS, From patchwork Thu Aug 16 15:27:15 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 958378 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="rw6++cuG"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 41rqwP70kSz9s4Z for ; Fri, 17 Aug 2018 01:28:05 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404036AbeHPS1I (ORCPT ); Thu, 16 Aug 2018 14:27:08 -0400 Received: from mail-eopbgr20085.outbound.protection.outlook.com ([40.107.2.85]:13040 "EHLO EUR02-VE1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725808AbeHPS1I (ORCPT ); Thu, 16 Aug 2018 14:27:08 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NNGjed42+5VuyXroFYkjuHtppZNOzFxaP9xq0CaAALs=; b=rw6++cuGnC1TgL0daY2KI2kIpju6D2RH9aZulQUcUqNMs5nJ7zKacpSwL/1A6lGJ7VFMUHKyO80XKx2/RboKlQxovx5671phHzeD2T1mrhWefwcC1geyF7fRSPWvBwv4I/RWCQ48gGOH0womQcg/B8BsxZfC11ADiNI1TPGbZyM= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=abel.vesa@nxp.com; Received: from fsr-ub1664-175.ea.freescale.net (95.76.156.53) by DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1038.21; Thu, 16 Aug 2018 15:27:42 +0000 From: Abel Vesa To: Lucas Stach , Dong Aisheng , Fabio Estevam , Anson Huang Cc: linux-gpio@vger.kernel.org, linux-imx@nxp.com, Shawn Guo , Pengutronix Kernel Team , Linus Walleij , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa Subject: [PATCH v4 4/5] clk: imx: add imx composite clock Date: Thu, 16 Aug 2018 18:27:15 +0300 Message-Id: <1534433236-8925-5-git-send-email-abel.vesa@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> References: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> MIME-Version: 1.0 X-Originating-IP: [95.76.156.53] X-ClientProxiedBy: VI1P194CA0020.EURP194.PROD.OUTLOOK.COM (2603:10a6:800:be::30) To DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: bcf44611-b6cb-47fb-f719-08d6038ccf8d X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:DB5PR04MB1608; X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 3:ueoygUkzZ+Vj7b+OV8Ykzup4Wb/ePX9ZCU2VLKDFhg279pYcr9n7eJ/xGuO1Y68zG0zmpLUP2Ol2Z9ZLpcO+nMBKjDRZSs4iTbhUTC/elKbV4kUK5NfU6IUxcPkmfnH2lWBze5+vZJfpj6Ku14K2C9IWy5yGr0uCJKoB3ZRB2hhahaMkINulstGFSavgAnTxvFZH9nYm1dbBQicEA52Fo3FwDGsJ9uqtGmEcz69yNjApn7xOSN5irpOzl7vBTIrl; 25:DpX4aR7MGzLVDsZtluh9oxdRpy8sYXmp7mgdp8UELiQvvj8ScO7NbH72tK50cUIimosZIq5+PYDkbcdctvnqb2QOeKpBIe2XD4OITfjMzvY8t1TpuNHH7iViFDrcCSduAwaYvzhnT9QBBHmNQetMtcoCxs62CQjHeOTR3HGV48Q25a0VlfxCMk8xVN/5UGaAD6jIMcMnvqZK4laRdReH2qTRUX861Hc83W/MMCEG5zcu7Q9B+SrXzWPQtA4E0aPJ10ovwFhyzMWBhp+SGaBK9rZ1ZDpePiGEggyadFyWyU1NrDJSDEtYSNzpnHU8obdqnlP+fKm92iidOcm0HAsOTg==; 31:GQ9B0KBSz2L6M4p/yvHgUGTr4bq8Q32WS2ftqmHpjS8CuZeRwv6b+ceFtiqbtJbKXTkX8lZVVEb+rvIBZTbaNzHCoumLtlCyMk+B5o8sd7I9ssWxQue+RmcwqifBaGyRblzoMJz+NijrPc27BaDCAE0IBt4SL8baOSPDGZYawFbepIiCIRCucwwpDpk9BOdMHJis1AP6oxyxEyTGPlZXC5/zRBFanaANJ6HV/U+lfV8= X-MS-TrafficTypeDiagnostic: DB5PR04MB1608: X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 20:1I9n8CBm9uR9lRhBxAvFAD2HYBDgPQTcrLTPIZkmbzDRJMVdsLecZTGevVWmeCWristt84JQpS/y7pIX2lLZgyPqVeqNUSlkDUwNVbRU47T8fdhCiNe/vKx556JpusmAn6WE8Ds2LR6QzVmrhy6eMN1xXXpEioZplqmMndiQqfGntMqZWMobNNL+xllAvCW7XVgkrV2ILW+lObu8tKyDNlaaeUKA2FIs101k4A7w2OkUCAREKpDenDYBAtu2xVnjp1q4rtM8JruOPsWPtjJ6cb6Uy/mw7CQ9uE0IENThLRPDFNkIzwO6zg/nMLN/Oeg4O+Z6d4C13X72G5chpFU17Y8hdmiugSOnZOo8t+/gMhEZFd2aBuIm/LrZ+VTQTz89WgrfavTUelEcC5mXBpZeQA5utBtffGrAFJ99kDmnwFnMKwQZUJxlHNKtQYqRU17X+YPHjvsT4bIcvitscMvDZyqbZT/aHDrdxCxbD73gpke05qar8BvP1a9z/ceE8A1P; 4:4i2gpSjU1j1yMOcneyg1+DWTmOBZDmeZ4EkyHzgfuVElXUD3kJN4OwQ/IxlHZyhX1KSTusn6T+Gl0vKVQeGa4lS4nc7+/9cWvlKmQoWs+2gm9NpyWpONAVO5VIb6Hs7bo3cg3ugSpHKYKtE+n0XUC3Y/hdbCfgAhhKwIzLiS12QVRRvvo8MfNhjxSGGjqF0KAmUQjWxKXEj3it74DdrSDqs++vt/0lFT6d5gnGP5+0FB3RmccctZ9KrbI3ACwW1IYArGpakR3WiRSMUhPEwv00qonzxDmNt76JoCBZcd1WxCxakXuFURfSisuGcXwXKg8H+vydsBj5aaHHuqws85gEAcKjH5a7NYPsZgkyx17IU= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197)(17755550239193); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231311)(944501410)(52105095)(93006095)(93001095)(10201501046)(3002001)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201708071742011)(7699016); SRVR:DB5PR04MB1608; BCL:0; PCL:0; RULEID:; SRVR:DB5PR04MB1608; X-Forefront-PRVS: 07665BE9D1 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(346002)(136003)(39860400002)(366004)(396003)(376002)(189003)(199004)(11346002)(36756003)(446003)(14444005)(476003)(47776003)(53936002)(956004)(386003)(6506007)(6512007)(6116002)(105586002)(106356001)(486006)(2616005)(2906002)(3846002)(305945005)(5660300001)(7416002)(6666003)(6636002)(48376002)(50466002)(7736002)(16526019)(76176011)(6486002)(44832011)(26005)(81156014)(81166006)(316002)(8936002)(8676002)(575784001)(66066001)(51416003)(25786009)(16586007)(86362001)(68736007)(110136005)(54906003)(4326008)(52116002)(50226002)(186003)(478600001)(97736004); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR04MB1608; H:fsr-ub1664-175.ea.freescale.net; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 23:2HxuEGOgoh3iRUqsqLTf8G9QOUqvqB8AvW73swKsGcYsUv3ZZ4QiRjdKPZo7ZhB+AxQ4n9t3/aSvkDccEMqA1FWoDyIuhvlmFxFnu3oG149mMaNSM0c8E+Lay8CCR2AcQgfM6STLR3UYTATVYxZIJ3QYdRq0WGN0mS3TUWThS3v98rptqTglIBMPAeTPqRjdqXDsV5gkwkrp6e9rZHiTLQfkhMFLrQtTDvTcS4ClzxesJH+K+4T7mm2LmlWTOrVhl273VSZgzSj5+mczn0oQWLyxuS7gAGdt6eL884HuyekpzjwU5WskhkiNVL3AU9M6TUcTZdXzOLNOFb/9WOWCqn8ylhlkUiOESwyyl7B5CdKSlARmZu5Etqxkqru7uXj1rlYNze+hxMQSsscXQSHs/OqEZA6fpYwur+wIvXDgL8a0LdFk3bv1npng8ao7OCrJ/6v65gSXe0J4Wo4gBMiJWCBzqUdrTXfaZH9uftxtiZ/ZuqsJXQT1tkYCMZ21/zzHtrJNya+XpnU5UssHbAPZb+eA+4wB9VRaMspTOUJ305uHVY9fazLwINLmHX3S/HH++tmkbVXZLdPJFbCTMdy0Fw+LTr3i4AhDULpSgHKE0jy/KkSbTASiPW8aFayVyI+kaatAREbb8HpwHdMpFFsulyug7xOzDXBI+gLLzPSOWeaF+byR1jhdMe+39/8tpFgLcf8VPeFjc3Jm27m5VyUpZ977iauHpa1yVOqABpRVYA+u6khvK34XyfICjafxBnOhaRLVXpy1b1w59to0cpXXYTnNSpvpRVB8yZN8IcTrWSvgqWGYvvTg77l0Bb413f/wZn7D9vFAwQ/Dwi0xGW90bgALEenaJ57RIgA+4oPfbmkMow1+0MBbHceC1wRA4f/EUD1S+nMwU/dBH3kKAC7ehv8L94u2WJiPEUFZsARXAwjAhRy/AyDVUhJDlUdFnvBbMqwnqCx4vSMCNQHXcB7k8MIp3+ztTCIqoawA4NDfpxAZ3ORb97lmhJ+QBeBiEM1m64+2bk57E+w58B4oyfIvPi7auTByh8VD3J5ARmUKbvQ24/G4a8GbDlhcD50ivOwUnNxgqHWVu05BkLRFHsyTt073nsmldgLzTp3OCwuq6UMxzW966ZRxsSVICYg6gao3qC1+YdtWYmMMs8o0Nw7oq8D4AHDl7lrBithw0g38RUPKiosJaenG5a0A16YsRPTvji9ge3gNdpDACUBMIt1Od8wlVolT4+e4x2KISHEZJCAqD8wjv5TNuZF/Ul3kNPvtO5ip1xbYl8NXWw1H913Evw== X-Microsoft-Antispam-Message-Info: ARkK5sfyUZ1LKMSgFMN4Siytkxy8Ow8PX5g4hn/0gFnlQ1qsRWDexsaA7Wffk1zJqSsImN3nCAhyPiyicUeZmaZStgPBsmW8sKAYSZc9WO5Umvva7lAbi1CbxQxo6K1JbraQBz7+GYBEnVpZYNYTU5ccY2yKw5dGq13+wnMaXbFQFt0oiJA9YvCsfY3fhvYL3+m0BT560H2lCgSUCHORNwPgLA6vMBwL+ZWGXoyRepYgRtf+lDOHk8Ml3n4terqsBdPFWEUYKVTc8wUruH8tofOZqAysC/ceo7/RUIVtO6NhALIqXnYLmvGczOCYHkbDcNwoIZWZP6ptoKAoLfILXI6dM50itav9fqpWOy85v64= X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 6:vjNM9gjWhpL0wSZNTK3YU1oYVJjIpeooWy1QFZ4h2c8/KmsFW89McpogrSzgfSZNwKkM8EzdwgywrNxGQSQk4gzQQBVxQbXHZE/QU1630l+63wTJL4VIiaEjLR8wULks1/i/wUks31ppKk43ybpBUxGBz5xjuo0oQZNr0qKzwy02MIRK3XtFOvuQAUy1TzcFtKPnbcyLv/wikwwHmyrcBloqJOKwLBZiIx8uGzzBxDB9hwEgcjtr81e7/7jpw9qREhxQRmF4l9BH+0Kie3mvqUJy4uR3hPOZSvVsVGCrvjAf7bovUq1l6yLn8/hUanPdxozXREFg6mZ+UpQWRqahtnrllKPfTmnSqJqYWvIbArDdlU4nCj2Er+Hdx9rhnePvaT0v+kHnfUxUzcfdBdKeoXlUR7Nn6AAwBIk+SzsjYP5FTbH/BLmLZEWqhspHr7WeLWcOl5GffjBQTmxu5O6wVA==; 5:4LtBa7qhXL9k9AU0I94c989jer3XQfXYseHed9Okfwkmu9xWzWNit6Bosfsi/kIvP828nvsytqoc4r+SCYqMouApBVoLIJiqMGy1yf+Hrh1e8BYwy5AeC0YATma3Fmm8Eop+7t3Jy3E8y4i+lUUwTnIwY4jnrUprTVrn7Upn840=; 7:PonKIN6Q5DedqVkn4dXLVxWdgVyuu7MCdFWWtjIrB19FKNLUaCva1xzSepbzaqC6R7jVISYXVHwmXH8RjXdL8huth46eegxdv7C89nYJnIN4Acge8REhafYc7V0xLf9HJg5hABHRg2Vr2K2CilaIVGTmx7ri3BQ6lPJchHdKMw23txphzuW7/wnN5tPLcnloNM6sjjL1XZseya4Inqkm1voJPlmzOPxmmA2+nWQM0DHuMQsWIslxt1vRVUJZPO/l SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Aug 2018 15:27:42.0433 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: bcf44611-b6cb-47fb-f719-08d6038ccf8d X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR04MB1608 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Since a lot of clocks on imx8 are formed by a mux, gate, predivider and divider, the idea here is to combine all of those into one more complex clock type, therefore moving the complexity inside the composite clock and outside of the SoC specific clock driver. Signed-off-by: Abel Vesa --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-composite.c | 471 ++++++++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 9 + 3 files changed, 481 insertions(+) create mode 100644 drivers/clk/imx/clk-composite.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index b87513c..4fabb0a 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -3,6 +3,7 @@ obj-y += \ clk.o \ clk-busy.o \ + clk-composite.o \ clk-cpu.o \ clk-fixup-div.o \ clk-fixup-mux.o \ diff --git a/drivers/clk/imx/clk-composite.c b/drivers/clk/imx/clk-composite.c new file mode 100644 index 0000000..751dabf --- /dev/null +++ b/drivers/clk/imx/clk-composite.c @@ -0,0 +1,471 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018 NXP + */ + +#include +#include +#include +#include + +#include "clk.h" + +#define PCG_PREDIV_SHIFT 16 +#define PCG_PREDIV_WIDTH 3 + +#define PCG_DIV_SHIFT 0 +#define PCG_DIV_WIDTH 6 + +#define PCG_PCS_SHIFT 24 +#define PCG_PCS_MASK 0x7 + +#define PCG_CGC_SHIFT 28 + +#define to_clk_imx_composite(_hw) \ + container_of(_hw, struct imx_clk_composite, hw) + +struct imx_clk_composite { + struct clk_hw hw; + struct clk_ops ops; + + struct clk_hw *mux_hw; + struct clk_hw *prediv_hw; + struct clk_hw *div_hw; + struct clk_hw *gate_hw; + + const struct clk_ops *mux_ops; + const struct clk_ops *prediv_ops; + const struct clk_ops *div_ops; + const struct clk_ops *gate_ops; +}; + +static u8 clk_imx_composite_get_parent(struct clk_hw *hw) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *mux_ops = clk->mux_ops; + struct clk_hw *mux_hw = clk->mux_hw; + + __clk_hw_set_clk(mux_hw, hw); + + return mux_ops->get_parent(mux_hw); +} + +static int clk_imx_composite_set_parent(struct clk_hw *hw, u8 index) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *mux_ops = clk->mux_ops; + struct clk_hw *mux_hw = clk->mux_hw; + + __clk_hw_set_clk(mux_hw, hw); + + return mux_ops->set_parent(mux_hw, index); +} + +static unsigned long clk_imx_composite_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *div_ops = clk->div_ops; + struct clk_hw *div_hw = clk->div_hw; + + __clk_hw_set_clk(div_hw, hw); + + return div_ops->recalc_rate(div_hw, parent_rate); +} + +static int clk_imx_composite_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *div_ops = clk->div_ops; + const struct clk_ops *mux_ops = clk->mux_ops; + struct clk_hw *div_hw = clk->div_hw; + struct clk_hw *mux_hw = clk->mux_hw; + struct clk_hw *parent; + unsigned long parent_rate; + long tmp_rate, best_rate = 0; + unsigned long rate_diff; + unsigned long best_rate_diff = ULONG_MAX; + long rate; + int i; + + if (div_hw && div_ops && div_ops->determine_rate) { + __clk_hw_set_clk(div_hw, hw); + return div_ops->determine_rate(div_hw, req); + } else if (div_hw && div_ops && div_ops->round_rate && + mux_hw && mux_ops && mux_ops->set_parent) { + req->best_parent_hw = NULL; + + if (clk_hw_get_flags(hw) & CLK_SET_RATE_NO_REPARENT) { + parent = clk_hw_get_parent(mux_hw); + req->best_parent_hw = parent; + req->best_parent_rate = clk_hw_get_rate(parent); + + rate = div_ops->round_rate(div_hw, req->rate, + &req->best_parent_rate); + if (rate < 0) + return rate; + + req->rate = rate; + return 0; + } + + for (i = 0; i < clk_hw_get_num_parents(mux_hw); i++) { + parent = clk_hw_get_parent_by_index(mux_hw, i); + if (!parent) + continue; + + parent_rate = clk_hw_get_rate(parent); + + tmp_rate = div_ops->round_rate(div_hw, req->rate, + &parent_rate); + if (tmp_rate < 0) + continue; + + rate_diff = abs(req->rate - tmp_rate); + + if (!rate_diff || !req->best_parent_hw + || best_rate_diff > rate_diff) { + req->best_parent_hw = parent; + req->best_parent_rate = parent_rate; + best_rate_diff = rate_diff; + best_rate = tmp_rate; + } + + if (!rate_diff) + return 0; + } + + req->rate = best_rate; + return 0; + } else if (mux_hw && mux_ops && mux_ops->determine_rate) { + __clk_hw_set_clk(mux_hw, hw); + return mux_ops->determine_rate(mux_hw, req); + } else { + pr_err("clk: %s function called, but no mux or rate callback set!\n", __func__); + return -EINVAL; + } +} + +static long clk_imx_composite_round_rate(struct clk_hw *hw, unsigned long rate, + unsigned long *prate) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *div_ops = clk->div_ops; + struct clk_hw *div_hw = clk->div_hw; + + __clk_hw_set_clk(div_hw, hw); + + return div_ops->round_rate(div_hw, rate, prate); +} + +static int clk_imx_composite_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *div_ops = clk->div_ops; + struct clk_hw *div_hw = clk->div_hw; + + __clk_hw_set_clk(div_hw, hw); + + return div_ops->set_rate(div_hw, rate, parent_rate); +} + +static int clk_imx_composite_set_rate_and_parent(struct clk_hw *hw, + unsigned long rate, + unsigned long parent_rate, + u8 index) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *prediv_ops = clk->prediv_ops; + const struct clk_ops *div_ops = clk->div_ops; + const struct clk_ops *mux_ops = clk->mux_ops; + struct clk_hw *prediv_hw = clk->prediv_hw; + struct clk_hw *div_hw = clk->div_hw; + struct clk_hw *mux_hw = clk->mux_hw; + unsigned long temp_rate; + + __clk_hw_set_clk(prediv_hw, hw); + __clk_hw_set_clk(mux_hw, hw); + + + temp_rate = prediv_ops->recalc_rate(div_hw, parent_rate); + if (temp_rate > rate) { + prediv_ops->set_rate(div_hw, rate, parent_rate); + } else { + mux_ops->set_parent(mux_hw, index); + prediv_ops->set_rate(div_hw, rate, parent_rate); + } + + temp_rate = div_ops->recalc_rate(div_hw, parent_rate); + if (temp_rate > rate) { + div_ops->set_rate(div_hw, rate, parent_rate); + mux_ops->set_parent(mux_hw, index); + } else { + div_ops->set_rate(div_hw, rate, parent_rate); + } + + return 0; +} + +static int clk_imx_composite_is_enabled(struct clk_hw *hw) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *gate_ops = clk->gate_ops; + struct clk_hw *gate_hw = clk->gate_hw; + + __clk_hw_set_clk(gate_hw, hw); + + return gate_ops->is_enabled(gate_hw); +} + +static int clk_imx_composite_enable(struct clk_hw *hw) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *gate_ops = clk->gate_ops; + struct clk_hw *gate_hw = clk->gate_hw; + + __clk_hw_set_clk(gate_hw, hw); + + return gate_ops->enable(gate_hw); +} + +static void clk_imx_composite_disable(struct clk_hw *hw) +{ + struct imx_clk_composite *clk = to_clk_imx_composite(hw); + const struct clk_ops *gate_ops = clk->gate_ops; + struct clk_hw *gate_hw = clk->gate_hw; + + __clk_hw_set_clk(gate_hw, hw); + + gate_ops->disable(gate_hw); +} + +struct clk_hw *clk_hw_register_imx_composite(struct device *dev, const char *name, + const char * const *parent_names, int num_parents, + struct clk_hw *mux_hw, const struct clk_ops *mux_ops, + struct clk_hw *prediv_hw, const struct clk_ops *prediv_ops, + struct clk_hw *div_hw, const struct clk_ops *div_ops, + struct clk_hw *gate_hw, const struct clk_ops *gate_ops, + unsigned long flags) +{ + struct clk_hw *hw; + struct clk_init_data init; + struct imx_clk_composite *clk_imx8; + struct clk_ops *composite_ops; + int ret; + + clk_imx8 = kzalloc(sizeof(*clk_imx8), GFP_KERNEL); + if (!clk_imx8) + return ERR_PTR(-ENOMEM); + + init.name = name; + init.flags = flags | CLK_IS_BASIC; + init.parent_names = parent_names; + init.num_parents = num_parents; + hw = &clk_imx8->hw; + + composite_ops = &clk_imx8->ops; + + if (mux_hw && mux_ops) { + if (!mux_ops->get_parent) { + hw = ERR_PTR(-EINVAL); + goto err; + } + + clk_imx8->mux_hw = mux_hw; + clk_imx8->mux_ops = mux_ops; + composite_ops->get_parent = clk_imx_composite_get_parent; + if (mux_ops->set_parent) + composite_ops->set_parent = + clk_imx_composite_set_parent; + if (mux_ops->determine_rate) + composite_ops->determine_rate = + clk_imx_composite_determine_rate; + } + + if (prediv_hw && prediv_ops && div_hw && div_ops) { + if (!div_ops->recalc_rate) { + hw = ERR_PTR(-EINVAL); + goto err; + } + composite_ops->recalc_rate = clk_imx_composite_recalc_rate; + + if (prediv_ops->determine_rate) + composite_ops->determine_rate = + clk_imx_composite_determine_rate; + else if (prediv_ops->round_rate) + composite_ops->round_rate = + clk_imx_composite_round_rate; + + /* .set_rate requires either .round_rate or .determine_rate */ + if (prediv_ops->set_rate) { + if (prediv_ops->determine_rate || prediv_ops->round_rate) + composite_ops->set_rate = + clk_imx_composite_set_rate; + else + WARN(1, "%s: missing round_rate op is required\n", + __func__); + } + + clk_imx8->prediv_hw = prediv_hw; + clk_imx8->prediv_ops = prediv_ops; + clk_imx8->div_hw = div_hw; + clk_imx8->div_ops = div_ops; + } + + if (mux_hw && mux_ops) { + if ((prediv_hw && prediv_ops) || (div_hw && div_ops)) { + if (mux_ops->set_parent && + (prediv_ops->set_rate && div_ops->set_rate)) + composite_ops->set_rate_and_parent = + clk_imx_composite_set_rate_and_parent; + } + } + + if (gate_hw && gate_ops) { + if (!gate_ops->is_enabled || !gate_ops->enable || + !gate_ops->disable) { + hw = ERR_PTR(-EINVAL); + goto err; + } + + clk_imx8->gate_hw = gate_hw; + clk_imx8->gate_ops = gate_ops; + composite_ops->is_enabled = clk_imx_composite_is_enabled; + composite_ops->enable = clk_imx_composite_enable; + composite_ops->disable = clk_imx_composite_disable; + } + + init.ops = composite_ops; + clk_imx8->hw.init = &init; + + ret = clk_hw_register(dev, hw); + if (ret) { + hw = ERR_PTR(ret); + goto err; + } + + if (clk_imx8->mux_hw) + clk_imx8->mux_hw->clk = hw->clk; + + if (clk_imx8->prediv_hw) + clk_imx8->prediv_hw->clk = hw->clk; + + if (clk_imx8->div_hw) + clk_imx8->div_hw->clk = hw->clk; + + if (clk_imx8->gate_hw) + clk_imx8->gate_hw->clk = hw->clk; + + return hw; + +err: + kfree(clk_imx8); + return hw; +} + +struct clk *clk_register_imx_composite(struct device *dev, const char *name, + const char * const *parent_names, int num_parents, + struct clk_hw *mux_hw, const struct clk_ops *mux_ops, + struct clk_hw *prediv_hw, const struct clk_ops *prediv_ops, + struct clk_hw *div_hw, const struct clk_ops *div_ops, + struct clk_hw *gate_hw, const struct clk_ops *gate_ops, + unsigned long flags) +{ + struct clk_hw *hw; + + hw = clk_hw_register_imx_composite(dev, name, parent_names, num_parents, + mux_hw, mux_ops, prediv_hw, prediv_ops, + div_hw, div_ops, gate_hw, gate_ops, + flags); + if (IS_ERR(hw)) + return ERR_CAST(hw); + return hw->clk; +} + +void clk_unregister_imx_composite(struct clk *clk) +{ + struct imx_clk_composite *clk_imx8; + struct clk_hw *hw; + + hw = __clk_get_hw(clk); + if (!hw) + return; + + clk_imx8 = to_clk_imx_composite(hw); + + clk_unregister(clk); + kfree(clk_imx8); +} + +struct clk *imx_clk_composite_flags(const char *name, const char **parent_names, + int num_parents, void __iomem *reg, unsigned long flags) +{ + struct clk_hw *mux_hw = NULL, *prediv_hw = NULL; + struct clk_hw *div_hw = NULL, *gate_hw = NULL; + struct clk_divider *prediv = NULL; + struct clk_divider *div = NULL; + struct clk_gate *gate = NULL; + struct clk_mux *mux = NULL; + struct clk *clk; + + mux = kzalloc(sizeof(*mux), GFP_KERNEL); + if (!mux) + return ERR_PTR(-ENOMEM); + mux_hw = &mux->hw; + mux->reg = reg; + mux->shift = PCG_PCS_SHIFT; + mux->mask = PCG_PCS_MASK; + + prediv = kzalloc(sizeof(*prediv), GFP_KERNEL); + if (!prediv) { + kfree(mux); + return ERR_PTR(-ENOMEM); + } + prediv_hw = &prediv->hw; + prediv->reg = reg; + prediv->shift = PCG_PREDIV_SHIFT; + prediv->width = PCG_PREDIV_WIDTH; + prediv->lock = &imx_ccm_lock; + prediv->flags = CLK_DIVIDER_ROUND_CLOSEST; + + div = kzalloc(sizeof(*prediv), GFP_KERNEL); + if (!div) { + kfree(mux); + return ERR_PTR(-ENOMEM); + } + div_hw = &div->hw; + div->reg = reg; + div->shift = PCG_DIV_SHIFT; + div->width = PCG_DIV_WIDTH; + div->lock = &imx_ccm_lock; + div->flags = CLK_DIVIDER_ROUND_CLOSEST; + + gate = kzalloc(sizeof(*gate), GFP_KERNEL); + if (!gate) { + kfree(mux); + kfree(prediv); + kfree(div); + return ERR_PTR(-ENOMEM); + } + gate_hw = &gate->hw; + gate->reg = reg; + gate->bit_idx = PCG_CGC_SHIFT; + + flags |= CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE; + + clk = clk_register_imx_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ops, prediv_hw, + &clk_divider_ops, div_hw, + &clk_divider_ops, gate_hw, + &clk_gate_ops, flags); + if (IS_ERR(clk)) { + kfree(mux); + kfree(prediv); + kfree(div); + kfree(gate); + } + + return clk; +} diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 12b3fd6..9dbb680 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -232,4 +232,13 @@ struct clk *imx_clk_cpu(const char *name, const char *parent_name, struct clk *div, struct clk *mux, struct clk *pll, struct clk *step); +struct clk *imx_clk_composite_flags(const char *name, const char **parent_names, + int num_parents, void __iomem *reg, unsigned long flags); + +#define imx_clk_composite(name, parent_names, reg) \ + imx_clk_composite_flags(name, parent_names, ARRAY_SIZE(parent_names), reg, 0) + +#define imx_clk_composite_critical(name, parent_names, reg) \ + imx_clk_composite_flags(name, parent_names, ARRAY_SIZE(parent_names), reg, CLK_IS_CRITICAL) + #endif From patchwork Thu Aug 16 15:27:16 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 958419 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="Pgn2R8Kc"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 41rrG66T4cz9s8f for ; Fri, 17 Aug 2018 01:43:26 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2392071AbeHPSm0 (ORCPT ); Thu, 16 Aug 2018 14:42:26 -0400 Received: from mail-eopbgr00067.outbound.protection.outlook.com ([40.107.0.67]:11040 "EHLO EUR02-AM5-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2392044AbeHPSm0 (ORCPT ); Thu, 16 Aug 2018 14:42:26 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cuIFmK7CuDjdxtHvMI88Ny+V3DOwdLSxF/udZeqxlQ8=; b=Pgn2R8KcScuEBEzVtyQpP19EHDWiO1euB93zf4UTSxFs93uxUqYIPn0zbv+/WZfMG3Hj64tixIcr5cuZLvvOU1BUSCDbXkPZAzWDdxvcCBO501KgSlrQJZDJvaKyJD+wYfXoxpjVBBTXkoRbeSNXS8QtWrTvnRGIvSwSV6Q3ZEE= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=abel.vesa@nxp.com; Received: from fsr-ub1664-175.ea.freescale.net (95.76.156.53) by DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1038.21; Thu, 16 Aug 2018 15:27:43 +0000 From: Abel Vesa To: Lucas Stach , Dong Aisheng , Fabio Estevam , Anson Huang Cc: linux-gpio@vger.kernel.org, linux-imx@nxp.com, Shawn Guo , Pengutronix Kernel Team , Linus Walleij , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa Subject: [PATCH v4 5/5] clk: imx: add clock driver for i.MX8MQ CCM Date: Thu, 16 Aug 2018 18:27:16 +0300 Message-Id: <1534433236-8925-6-git-send-email-abel.vesa@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> References: <1534433236-8925-1-git-send-email-abel.vesa@nxp.com> MIME-Version: 1.0 X-Originating-IP: [95.76.156.53] X-ClientProxiedBy: VI1P194CA0020.EURP194.PROD.OUTLOOK.COM (2603:10a6:800:be::30) To DB5PR04MB1608.eurprd04.prod.outlook.com (2a01:111:e400:5994::22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 988cfb1f-c28e-412e-a040-08d6038cd077 X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:DB5PR04MB1608; X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 3:Z0pYo1fPBph3XH8lOgezZpyDnbG/SEHAz4pK3JCNfRKjVvnB9shDAOzOuzkwxkW9ftjh8wMI1GH0YifhU8rPBl6Fg3eUSIN8UwXssQqaUdzBxVPgD/eR1yZWGSb/Bf2it3/uN0Um9bQKsWhnqoO251gGd2FHZEPdiSHScek7p+uzIDcOPZg39MVwB6DAay0nfdeRVfC0d/rSTt3OehlWF8y+Sa4yznibUl73OPdeMody0js0IPl5Ko6Poy4Ux8bW; 25:mNYEB2PJMCPVdWCSZUHFS8iqAPiag3MBKbP5T/Ig4nitd3U02thG5p672DiHVlhnqHEGVQLrfNbalaODcOT6Ci77Vshpqrvl8alAt1PU98v3GXVCXFLChgcdLzZp62qcHW0CUSE3pcANx/96omegIWILaq7NZav4P2vfxTVqusqr2gCQVL7uXWzm0uo8Rx2j0FOvQxDSrWanoC1+xvt9xkVicTF8a8uxctIilWc2EuA0etURgtyGZTKbaKyRzHc4jw6hBt6Wte3cOmseFfhMhcEYtN9EO9t0ulcSVGoueX/oWQxVZ9nKBERqizfyyNf6ZC4LROE71A2lZNh6mGGKbA==; 31:VOmpmcLi9r3sq3WwfhnattVVR2aK/wFMJVoKe03SNvRhBgqE/d+ZYYncYRH2knPbLsJg11IdqZoVOGPEqHqIQhBLD1kH5H0dPjTdxagWt+33Sh3Gx2cNyCmbut1C5YnpxjqSzcTcl/+4SGGvzkfusa3pDUmC/oH4BrxvGtfAi/dRjD/2eIJ1nZB/68m1qyWruQ3ePTaz2nUwhkvTI2P0tg5b7TKnscBV79gzZUM413Q= X-MS-TrafficTypeDiagnostic: DB5PR04MB1608: X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 20:ufNQ8GyfqoYsTYWcQq+bh4eQiMyXZsu7uQ+mE13ub+g81lx+KN8K0nq0HV4pMZA2zlHTQljhEUQGnZJIylfhFS1QUWh2GkkfcuDYqSIeieRYcrdwNbkcvdF7oLQxi8IzgBANec68Z0oPByD3lvMNxQlNU498A7M1VLbhBV9i+1xQsIDmfc+nT8yzriOJh0RUXYJ9U8JW2bjx41GJYPcr38CYFU5raZBUFZViwpqJV5ShCMmyxwxC5o6HdIGduLW8H8BzNG6Jy04FOge/SM91O1NBFRGdk2VjcC410tIH4Zxpqtz1En7nlQbK26y41aRe6uIzssjTYO3f2qFKMi/QtvRz7Ut2jFIzGWdtki4iW/Y994b2PL9ijmQTNMFIKWCX51u9fA9wGfY2hoAyPTrt2TxLk6yg18mIQV2wWulSqHLSlj4k1BCmPfefIknm0P0sQZw/fJr5M5+dj1wOLjfXiYyv+HABK+ZGnTs3lC17BAkzgJoKbTcV0nGBBdLLvJTw; 4:FuHbXkcjIWJL87kFCet08q7+F/iTR7+knZ0Patu3Dpb3nZKrjTosH9SCCpAr3yjFulBapYRZbquTs/cE6RyhKJTtENOYv7+vdHc6phF6KO/5Y1NwgTx3/AcyXPkiLQos9o4Vug8ThOWtxjdzu/8nvQHvAUqbNdDyIR6fglj5Kly3KfYmRytkfjOYznQEaf+Z2tBuuAmKISEDfdhd6rpLjghIZNcF/c7lAMKJlwFoWeVvFjqxGgNhOAymtFNTeg8NXeXzK0ta2xIGYIpbfUoZqKlyJugBx76l3EXgGYwUUCOGgs5KzIXttTQbVa0TKbpH X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231311)(944501410)(52105095)(93006095)(93001095)(10201501046)(3002001)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201708071742011)(7699016); SRVR:DB5PR04MB1608; BCL:0; PCL:0; RULEID:; SRVR:DB5PR04MB1608; X-Forefront-PRVS: 07665BE9D1 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(346002)(136003)(39860400002)(366004)(396003)(376002)(189003)(199004)(11346002)(36756003)(446003)(14444005)(476003)(47776003)(53936002)(956004)(386003)(6506007)(6512007)(6116002)(105586002)(106356001)(486006)(2616005)(2906002)(53946003)(3846002)(305945005)(5660300001)(7416002)(6666003)(6636002)(48376002)(50466002)(7736002)(16526019)(76176011)(6486002)(44832011)(26005)(81156014)(81166006)(316002)(8936002)(8676002)(575784001)(66066001)(51416003)(25786009)(16586007)(86362001)(68736007)(110136005)(54906003)(4326008)(52116002)(50226002)(186003)(478600001)(97736004)(579004)(559001); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR04MB1608; H:fsr-ub1664-175.ea.freescale.net; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 23:K9ue5vrJyvEOg8MAyaXKt9uYPSRLHiYHqv6hO1SANFSILRyUyctPBAEGQ6R5tc9vImiHVRgh8PoCu6bJ8qvG7+GKyd9r5r0O9O4tUObpbLM1TGETQkkrSpIhkqLdFlIScVbSC6tJZrVuaqYwEy9e7biwascpy9p9YS18nOzbBxNTBgviI+R6mbCgXqLa1mr9pfWndx7skRN8B1jTrxS03TmdJTtgH3Ohhi6mV4soIixakMBrCs9ZFhD+j6D7zLVIXvsJa1s2utaUn4Oe4+BF6q3J7uDxnTleP9pZU43HYA2GZDB4zk6iIO6E8NUycSHROyhhED4TjU8bkr/7IPKUpIlkg2iuvaLOmaZ1j12A9t+cMvaZJTWcO9Dr2svIQy+MtysCo1hj8g5+DDj3bvm189Nv5PTDlQgQj/aEfcE6BoF9NUyC0E6b2BS9h5A24DGdyJFOwNYy5+yXim2y/skbh0ETJR5tVUa+Znd64BH78GGd6t8nQ+cBbvoykVU0CV2WWpR8Cf+qxopBZuEVKg1Y9SGG8j0sshoeEVBF9uFRSgnHwVzzgWpKRHtmKkGkDfs5ELcUOMliSU1reR2ML5MAXh+jDRaLX55wJ5XdRvxNJDsb8I48w7Av3404ucE52e9iBpn3INvUV8mCJB9J0rnI0UPDB18RQI9Tno/fzG+1MpaHY7+Z0VkN1BnOmsY2gKe1Bjp41Vcb26TY56u6G5tMNgajpqnC5trOE/VcgXbOdKnBunzlFKcmvxXyCitvRGjH6vKlgFtQjvMcCSyzOiam4gN8pQyFoOKCo4XK1yksk3sktyH8aDs7TJngVyxH6E1C22Y9Y0ae9bBeKAmmB9mF3QS41prApro/kCm+mWXLmz0dfiBxDnkGWJ5ldNYnAGh+bb5sFx4iY1HVbtrgPcq6syuZSqMnFSAVInOBiqVEGPFh7caMF11CG/oYIYOql85S37A3aWABdBfaeDK85yADs2ZhJhvyV1effa25A57oluvgt6FZSd/hXLAiKOOOrmVvBHw0DxOCAca8gLTi8PhtJxfNYr0R/S0KXyivj0DnuwEz9Kf9UYFzWr3VJZbqT2/az3BW95sXBAMhqACOGZzPLpeKLzuECY0N5KkS75LcOA12xA9e8Az7tm61yOIDWyOHXUnsxFsBQwSFzTqlARN26U7CNRaCXHqrnSGMV6SbvHfkJ7ErEnswfN1fTUlUNIkyrn22YvCi5wni1WdaIf8PfIEhzUE4FRct18O9sHznOoEOyzcDGLSOrCKCsNKtMCrYQGVFwWwlGabhWy1c0d1J48frO8M/s9Ir+NH64/RApSqhIIf3o198RMyQKpXrhr8UlY6mi9T8E2xEnlh14cvn1g== X-Microsoft-Antispam-Message-Info: 9MSNVDBOzUehoqFtAe1NhjkeVdCrr79vQbE6xzewKrpv3b7EZsGb+XXTxKuNx3hKZNERK8O0XpxwnZ4UkCRmm9VbZ0x2I3pQqXZatOCSYNLC1ZktdAnjLSh9akJAY2AZ4YNbJwpzRXVaoOvB2pcxFIeLaA3dHwjgqATHH/KeOFhcxn4HD+/n07yHyYHMQR8nCQ6G+VGZ5rQ6l7cSN2SGoY7VRQRyftwFyBhC6iuXqmSkTIGyHD69sCjrw78KkoOtjd+QOAh/w+UZXmawy9Wzdp5/2ApXBiv6LJMRDAESBpqjSG00IsIOJlWsIq1oNRKssku5DZqC5Jj3BV1m0j0rwe78dbrtttlSO4UB5mEIANk= X-Microsoft-Exchange-Diagnostics: 1; DB5PR04MB1608; 6:Zm5q/yJGhl0vDVJWYqLrRTGHbrtJlLC6ZskCbZv1wCR10rvtoqOy63rg+NfIk87D0Bm0U4RxJ1+UVBWZw/jrISJgcaJFOCPd1F5i6AesWIfav7zXKKlp4Nj+7vjE58AbbZq/Jd4n94dxaBTtCc2WQrhuySrqpWmSTH2c7USl3z2YWZN955Rog1zQgXJzibZfJAMB29BcnbiMIJWjUwnUOP/NgaiPM7gD6th1AA7beNDyPGCewvZ3HVJzK/UHhMm7VVqZBPP1nVODcBFwqlkbiPkbq4NDMR6PjxFNIW7OsMQv9Y1MTX5eTud8in7huOehJigvF/108f6HCaKxKNtw+oCFKgwlb4++tvFhM+7hNDdw9+2y472JHUXLQ7eYbdYpgyem6pfj+o72wxm1ekYcRTeT665IKJOVZACDqqoAtIM5fcbdegoY5Hah7X6NQ+dMB2wGLwmsv5HofW5iyo/uAg==; 5:ShyK25Gn9asa9nrKTN6GQsfaw9/fjqjqesqzyubCrtrqKyS275CHCcq0+Elky/x/ja5KLX9mKDrOa3nVNiPzQ157pGD/TBUwCF+vmsddSebPZZQVX2hAX/GCht5qtb6vg1HfjSXwaBbHhJtf0KsET56dhU9/4udfsD2uOEjfrEA=; 7:SLXGZHZzxlZh5impY7niI25mc9IIOx2P622iD76vuyazbd9yDVO4OncdSAfVHX0yEfbbnuEPeCufWBgKGgJlTpDF2lYdsdPoOIcg9lOPZyo6FwZXnRRSyU1bB7C+OE+ulSmSemdX7PDGnh5FMFOing7Vmr43cCTcZ1Cf2+UoGmM7EvMKXZK4DPEQERjOZmgFtKt6rLlOv25sWuyIh0O3/hQqWy+FmSjPRTt5WRmGsv9kPlON0hcTIz+SDCcHT95h SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Aug 2018 15:27:43.5746 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 988cfb1f-c28e-412e-a040-08d6038cd077 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR04MB1608 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Lucas Stach Add driver for the Clock Control Module found on i.MX8MQ. This is largely based on the downstream driver from Anson Huang and Bai Ping at NXP, with only some small adaptions to mainline from me. Signed-off-by: Lucas Stach Signed-off-by: Abel Vesa --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-imx8mq.c | 631 +++++++++++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 36 +++ 3 files changed, 668 insertions(+) create mode 100644 drivers/clk/imx/clk-imx8mq.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 4fabb0a..64e695c 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -30,3 +30,4 @@ obj-$(CONFIG_SOC_IMX6SX) += clk-imx6sx.o obj-$(CONFIG_SOC_IMX6UL) += clk-imx6ul.o obj-$(CONFIG_SOC_IMX7D) += clk-imx7d.o obj-$(CONFIG_SOC_VF610) += clk-vf610.o +obj-$(CONFIG_SOC_IMX8MQ) += clk-imx8mq.o diff --git a/drivers/clk/imx/clk-imx8mq.c b/drivers/clk/imx/clk-imx8mq.c new file mode 100644 index 0000000..d3a9e31 --- /dev/null +++ b/drivers/clk/imx/clk-imx8mq.c @@ -0,0 +1,631 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018 NXP. + * Copyright (C) 2017 Pengutronix, Lucas Stach + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +static u32 share_count_sai1; +static u32 share_count_sai2; +static u32 share_count_sai3; +static u32 share_count_sai4; +static u32 share_count_sai5; +static u32 share_count_sai6; +static u32 share_count_dcss; +static u32 share_count_nand; + +static struct clk *clks[IMX8MQ_CLK_END]; + +static const char *pll_ref_sels[] = { "osc_25m", "osc_27m", "dummy", "dummy", }; +static const char *arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char *gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; +static const char *vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; +static const char *audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; +static const char *audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; +static const char *video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; + +static const char *sys1_pll1_out_sels[] = {"sys1_pll1", "sys1_pll1_ref_sel", }; +static const char *sys2_pll1_out_sels[] = {"sys2_pll1", "sys1_pll1_ref_sel", }; +static const char *sys3_pll1_out_sels[] = {"sys3_pll1", "sys3_pll1_ref_sel", }; +static const char *dram_pll1_out_sels[] = {"dram_pll1", "dram_pll1_ref_sel", }; +static const char *video2_pll1_out_sels[] = {"video2_pll1", "video2_pll1_ref_sel", }; + +static const char *sys1_pll2_out_sels[] = {"sys1_pll2_div", "sys1_pll1_ref_sel", }; +static const char *sys2_pll2_out_sels[] = {"sys2_pll2_div", "sys2_pll1_ref_sel", }; +static const char *sys3_pll2_out_sels[] = {"sys3_pll2_div", "sys2_pll1_ref_sel", }; +static const char *dram_pll2_out_sels[] = {"dram_pll2_div", "dram_pll1_ref_sel", }; +static const char *video2_pll2_out_sels[] = {"video2_pll2_div", "video2_pll1_ref_sel", }; + +/* CCM ROOT */ +static const char *imx8mq_a53_sels[] = {"osc_25m", "arm_pll_out", "sys2_pll_500m", "sys2_pll_1000m", + "sys1_pll_800m", "sys1_pll_400m", "audio_pll1_out", "sys3_pll2_out", }; + +static const char *imx8mq_vpu_sels[] = {"osc_25m", "arm_pll_out", "sys2_pll_500m", "sys2_pll_1000m", + "sys1_pll_800m", "sys1_pll_400m", "audio_pll1_out", "vpu_pll_out", }; + +static const char *imx8mq_gpu_core_sels[] = {"osc_25m", "gpu_pll_out", "sys1_pll_800m", "sys3_pll2_out", + "sys2_pll_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + +static const char *imx8mq_gpu_shader_sels[] = {"osc_25m", "gpu_pll_out", "sys1_pll_800m", "sys3_pll2_out", + "sys2_pll_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + +static const char *imx8mq_main_axi_sels[] = {"osc_25m", "sys2_pll_333m", "sys1_pll_800m", "sys2_pll_250m", + "sys2_pll_1000m", "audio_pll1_out", "video_pll1_out", "sys1_pll_100m",}; + +static const char *imx8mq_enet_axi_sels[] = {"osc_25m", "sys1_pll_266m", "sys1_pll_800m", "sys2_pll_250m", + "sys2_pll_200m", "audio_pll1_out", "video_pll1_out", "sys3_pll2_out", }; + +static const char *imx8mq_nand_usdhc_sels[] = {"osc_25m", "sys1_pll_266m", "sys1_pll_800m", "sys2_pll_200m", + "sys1_pll_133m", "sys3_pll2_out", "sys2_pll_250m", "audio_pll1_out", }; + +static const char *imx8mq_vpu_bus_sels[] = {"osc_25m", "sys1_pll_800m", "vpu_pll_out", "audio_pll2_out", "sys3_pll2_out", "sys2_pll_1000m", "sys2_pll_200m", "sys1_pll_100m", }; + +static const char *imx8mq_disp_axi_sels[] = {"osc_25m", "sys2_pll_125m", "sys1_pll_800m", "sys3_pll2_out", "sys1_pll_400m", "audio_pll2_out", "clk_ext1", "clk_ext4", }; + +static const char *imx8mq_disp_apb_sels[] = {"osc_25m", "sys2_pll_125m", "sys1_pll_800m", "sys3_pll2_out", + "sys1_pll_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", }; + +static const char *imx8mq_disp_rtrm_sels[] = {"osc_25m", "sys1_pll_800m", "sys2_pll_200m", "sys1_pll_400m", + "audio_pll1_out", "video_pll1_out", "clk_ext2", "clk_ext3", }; + +static const char *imx8mq_usb_bus_sels[] = {"osc_25m", "sys2_pll_500m", "sys1_pll_800m", "sys2_pll_100m", + "sys2_pll_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; + +static const char *imx8mq_gpu_axi_sels[] = {"osc_25m", "sys1_pll_800m", "gpu_pll_out", "sys3_pll2_out", "sys2_pll_1000m", + "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + +static const char *imx8mq_gpu_ahb_sels[] = {"osc_25m", "sys1_pll_800m", "gpu_pll_out", "sys3_pll2_out", "sys2_pll_1000m", + "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + +static const char *imx8mq_noc_sels[] = {"osc_25m", "sys1_pll_800m", "sys3_pll2_out", "sys2_pll_1000m", "sys2_pll_500m", + "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + +static const char *imx8mq_noc_apb_sels[] = {"osc_25m", "sys1_pll_400m", "sys3_pll2_out", "sys2_pll_333m", "sys2_pll_200m", + "sys1_pll_800m", "audio_pll1_out", "video_pll1_out", }; + +static const char *imx8mq_ahb_sels[] = {"osc_25m", "sys1_pll_133m", "sys1_pll_800m", "sys1_pll_400m", + "sys2_pll_125m", "sys3_pll2_out", "audio_pll1_out", "video_pll1_out", }; + +static const char *imx8mq_audio_ahb_sels[] = {"osc_25m", "sys2_pll_500m", "sys1_pll_800m", "sys2_pll_1000m", + "sys2_pll_166m", "sys3_pll2_out", "audio_pll1_out", "video_pll1_out", }; + +static const char *imx8mq_dsi_ahb_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_80m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "clk_ext3", "audio_pll2_out"}; + +static const char *imx8mq_dram_alt_sels[] = {"osc_25m", "sys1_pll_800m", "sys1_pll_100m", "sys2_pll_500m", + "sys2_pll_250m", "sys1_pll_400m", "audio_pll1_out", "sys1_pll_266m", }; + +static const char *imx8mq_dram_apb_sels[] = {"osc_25m", "sys2_pll_200m", "sys1_pll_40m", "sys1_pll_160m", + "sys1_pll_800m", "sys3_pll2_out", "sys2_pll_250m", "audio_pll2_out", }; + +static const char *imx8mq_vpu_g1_sels[] = {"osc_25m", "vpu_pll_out", "sys1_pll_800m", "sys2_pll_1000m", "sys1_pll_100m", "sys2_pll_125m", "sys3_pll2_out", "audio_pll1_out", }; + +static const char *imx8mq_vpu_g2_sels[] = {"osc_25m", "vpu_pll_out", "sys1_pll_800m", "sys2_pll_1000m", "sys1_pll_100m", "sys2_pll_125m", "sys3_pll2_out", "audio_pll1_out", }; + +static const char *imx8mq_disp_dtrc_sels[] = {"osc_25m", "vpu_pll_out", "sys1_pll_800m", "sys2_pll_1000m", "sys1_pll_160m", "sys2_pll_100m", "sys3_pll2_out", "audio_pll2_out", }; + +static const char *imx8mq_disp_dc8000_sels[] = {"osc_25m", "vpu_pll_out", "sys1_pll_800m", "sys2_pll_1000m", "sys1_pll_160m", "sys2_pll_100m", "sys3_pll2_out", "audio_pll2_out", }; + +static const char *imx8mq_pcie1_ctrl_sels[] = {"osc_25m", "sys2_pll_250m", "sys2_pll_200m", "sys1_pll_266m", + "sys1_pll_800m", "sys2_pll_500m", "sys2_pll_250m", "sys3_pll2_out", }; + +static const char *imx8mq_pcie1_phy_sels[] = {"osc_25m", "sys2_pll_100m", "sys2_pll_500m", "clk_ext1", "clk_ext2", + "clk_ext3", "clk_ext4", }; + +static const char *imx8mq_pcie1_aux_sels[] = {"osc_25m", "sys2_pll_200m", "sys2_pll_500m", "sys3_pll2_out", + "sys2_pll_100m", "sys1_pll_80m", "sys1_pll_160m", "sys1_pll_200m", }; + +static const char *imx8mq_dc_pixel_sels[] = {"osc_25m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", "sys1_pll_800m", "sys2_pll_1000m", "sys3_pll2_out", "clk_ext4", }; + +static const char *imx8mq_lcdif_pixel_sels[] = {"osc_25m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", "sys1_pll_800m", "sys2_pll_1000m", "sys3_pll2_out", "clk_ext4", }; + +static const char *imx8mq_sai1_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext1", "clk_ext2", }; + +static const char *imx8mq_sai2_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext2", "clk_ext3", }; + +static const char *imx8mq_sai3_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext3", "clk_ext4", }; + +static const char *imx8mq_sai4_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext1", "clk_ext2", }; + +static const char *imx8mq_sai5_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext2", "clk_ext3", }; + +static const char *imx8mq_sai6_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext3", "clk_ext4", }; + +static const char *imx8mq_spdif1_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext2", "clk_ext3", }; + +static const char *imx8mq_spdif2_sels[] = {"osc_25m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext3", "clk_ext4", }; + +static const char *imx8mq_enet_ref_sels[] = {"osc_25m", "sys2_pll_125m", "sys2_pll_500m", "sys2_pll_100m", + "sys1_pll_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; + +static const char *imx8mq_enet_timer_sels[] = {"osc_25m", "sys2_pll_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", + "clk_ext3", "clk_ext4", "video_pll1_out", }; + +static const char *imx8mq_enet_phy_sels[] = {"osc_25m", "sys2_pll_50m", "sys2_pll_125m", "sys2_pll_500m", + "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + +static const char *imx8mq_nand_sels[] = {"osc_25m", "sys2_pll_500m", "audio_pll1_out", "sys1_pll_400m", + "audio_pll2_out", "sys3_pll2_out", "sys2_pll_250m", "video_pll1_out", }; + +static const char *imx8mq_qspi_sels[] = {"osc_25m", "sys1_pll_400m", "sys1_pll_800m", "sys2_pll_500m", + "audio_pll2_out", "sys1_pll_266m", "sys3_pll2_out", "sys1_pll_100m", }; + +static const char *imx8mq_usdhc1_sels[] = {"osc_25m", "sys1_pll_400m", "sys1_pll_800m", "sys2_pll_500m", + "audio_pll2_out", "sys1_pll_266m", "sys3_pll2_out", "sys1_pll_100m", }; + +static const char *imx8mq_usdhc2_sels[] = {"osc_25m", "sys1_pll_400m", "sys1_pll_800m", "sys2_pll_500m", + "audio_pll2_out", "sys1_pll_266m", "sys3_pll2_out", "sys1_pll_100m", }; + +static const char *imx8mq_i2c1_sels[] = {"osc_25m", "sys1_pll_160m", "sys2_pll_50m", "sys3_pll2_out", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", "sys1_pll_133m", }; + +static const char *imx8mq_i2c2_sels[] = {"osc_25m", "sys1_pll_160m", "sys2_pll_50m", "sys3_pll2_out", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", "sys1_pll_133m", }; + +static const char *imx8mq_i2c3_sels[] = {"osc_25m", "sys1_pll_160m", "sys2_pll_50m", "sys3_pll2_out", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", "sys1_pll_133m", }; + +static const char *imx8mq_i2c4_sels[] = {"osc_25m", "sys1_pll_160m", "sys2_pll_50m", "sys3_pll2_out", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", "sys1_pll_133m", }; + +static const char *imx8mq_uart1_sels[] = {"osc_25m", "sys1_pll_80m", "sys2_pll_200m", "sys2_pll_100m", + "sys3_pll2_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; + +static const char *imx8mq_uart2_sels[] = {"osc_25m", "sys1_pll_80m", "sys2_pll_200m", "sys2_pll_100m", + "sys3_pll2_out", "clk_ext2", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_uart3_sels[] = {"osc_25m", "sys1_pll_80m", "sys2_pll_200m", "sys2_pll_100m", + "sys3_pll2_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; + +static const char *imx8mq_uart4_sels[] = {"osc_25m", "sys1_pll_80m", "sys2_pll_200m", "sys2_pll_100m", + "sys3_pll2_out", "clk_ext2", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_usb_core_sels[] = {"osc_25m", "sys1_pll_100m", "sys1_pll_40m", "sys2_pll_100m", + "sys2_pll_200m", "clk_ext2", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_usb_phy_sels[] = {"osc_25m", "sys1_pll_100m", "sys1_pll_40m", "sys2_pll_100m", + "sys2_pll_200m", "clk_ext2", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_ecspi1_sels[] = {"osc_25m", "sys2_pll_200m", "sys1_pll_40m", "sys1_pll_160m", + "sys1_pll_800m", "sys3_pll2_out", "sys2_pll_250m", "audio_pll2_out", }; + +static const char *imx8mq_ecspi2_sels[] = {"osc_25m", "sys2_pll_200m", "sys1_pll_40m", "sys1_pll_160m", + "sys1_pll_800m", "sys3_pll2_out", "sys2_pll_250m", "audio_pll2_out", }; + +static const char *imx8mq_pwm1_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_160m", "sys1_pll_40m", + "sys3_pll2_out", "clk_ext1", "sys1_pll_80m", "video_pll1_out", }; + +static const char *imx8mq_pwm2_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_160m", "sys1_pll_40m", + "sys3_pll2_out", "clk_ext1", "sys1_pll_80m", "video_pll1_out", }; + +static const char *imx8mq_pwm3_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_160m", "sys1_pll_40m", + "sys3_pll2_out", "clk_ext2", "sys1_pll_80m", "video_pll1_out", }; + +static const char *imx8mq_pwm4_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_160m", "sys1_pll_40m", + "sys3_pll2_out", "clk_ext2", "sys1_pll_80m", "video_pll1_out", }; + +static const char *imx8mq_gpt1_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_400m", "sys1_pll_40m", + "sys1_pll_80m", "audio_pll1_out", "clk_ext1", }; + +static const char *imx8mq_wdog_sels[] = {"osc_25m", "sys1_pll_133m", "sys1_pll_160m", "vpu_pll_out", + "sys2_pll_125m", "sys3_pll2_out", "sys1_pll_80m", "sys2_pll_166m", }; + +static const char *imx8mq_wrclk_sels[] = {"osc_25m", "sys1_pll_40m", "vpu_pll_out", "sys3_pll2_out", "sys2_pll_200m", + "sys1_pll_266m", "sys2_pll_500m", "sys1_pll_100m", }; + +static const char *imx8mq_dsi_core_sels[] = {"osc_25m", "sys1_pll_266m", "sys2_pll_250m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_dsi_phy_sels[] = {"osc_25m", "sys2_pll_125m", "sys2_pll_100m", "sys1_pll_800m", + "sys2_pll_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_dsi_dbi_sels[] = {"osc_25m", "sys1_pll_266m", "sys2_pll_100m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_dsi_esc_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_80m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_csi1_core_sels[] = {"osc_25m", "sys1_pll_266m", "sys2_pll_250m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_csi1_phy_sels[] = {"osc_25m", "sys2_pll_125m", "sys2_pll_100m", "sys1_pll_800m", + "sys2_pll_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_csi1_esc_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_80m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_csi2_core_sels[] = {"osc_25m", "sys1_pll_266m", "sys2_pll_250m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_csi2_phy_sels[] = {"osc_25m", "sys2_pll_125m", "sys2_pll_100m", "sys1_pll_800m", + "sys2_pll_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + +static const char *imx8mq_csi2_esc_sels[] = {"osc_25m", "sys2_pll_100m", "sys1_pll_80m", "sys1_pll_800m", + "sys2_pll_1000m", "sys3_pll2_out", "clk_ext3", "audio_pll2_out", }; + +static const char *imx8mq_pcie2_ctrl_sels[] = {"osc_25m", "sys2_pll_250m", "sys2_pll_200m", "sys1_pll_266m", + "sys1_pll_800m", "sys2_pll_500m", "sys2_pll_333m", "sys3_pll2_out", }; + +static const char *imx8mq_pcie2_phy_sels[] = {"osc_25m", "sys2_pll_100m", "sys2_pll_500m", "clk_ext1", + "clk_ext2", "clk_ext3", "clk_ext4", "sys1_pll_400m", }; + +static const char *imx8mq_pcie2_aux_sels[] = {"osc_25m", "sys2_pll_200m", "sys2_pll_50m", "sys3_pll2_out", + "sys2_pll_100m", "sys1_pll_80m", "sys1_pll_160m", "sys1_pll_200m", }; + +static const char *imx8mq_ecspi3_sels[] = {"osc_25m", "sys2_pll_200m", "sys1_pll_40m", "sys1_pll_160m", + "sys1_pll_800m", "sys3_pll2_out", "sys2_pll_250m", "audio_pll2_out", }; +static const char *imx8mq_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; + +static const char *imx8mq_clko2_sels[] = {"osc_25m", "sys2_pll_200m", "sys1_pll_400m", "sys2_pll_166m", "audio_pll1_out", + "video_pll1_out", "ckil", }; + +static int const clks_init_on[] __initconst = { + IMX8MQ_CLK_DRAM_CORE, IMX8MQ_CLK_AHB_CG, + IMX8MQ_CLK_NOC, IMX8MQ_CLK_NOC_APB, + IMX8MQ_CLK_USB_BUS, IMX8MQ_CLK_NAND_USDHC_BUS, + IMX8MQ_CLK_MAIN_AXI, IMX8MQ_CLK_A53_CG, + IMX8MQ_CLK_AUDIO_AHB_DIV, IMX8MQ_CLK_TMU_ROOT, + IMX8MQ_CLK_DRAM_APB, +}; + +static struct clk_onecell_data clk_data; + +static void __init imx8mq_clocks_init(struct device_node *ccm_node) +{ + struct device_node *np; + void __iomem *base; + int i; + + clks[IMX8MQ_CLK_DUMMY] = imx_clk_fixed("dummy", 0); + clks[IMX8MQ_CLK_32K] = of_clk_get_by_name(ccm_node, "ckil"); + clks[IMX8MQ_CLK_25M] = of_clk_get_by_name(ccm_node, "osc_25m"); + clks[IMX8MQ_CLK_27M] = of_clk_get_by_name(ccm_node, "osc_27m"); + clks[IMX8MQ_CLK_EXT1] = of_clk_get_by_name(ccm_node, "clk_ext1"); + clks[IMX8MQ_CLK_EXT2] = of_clk_get_by_name(ccm_node, "clk_ext2"); + clks[IMX8MQ_CLK_EXT3] = of_clk_get_by_name(ccm_node, "clk_ext3"); + clks[IMX8MQ_CLK_EXT4] = of_clk_get_by_name(ccm_node, "clk_ext4"); + + np = of_find_compatible_node(NULL, NULL, "fsl,imx8mq-anatop"); + base = of_iomap(np, 0); + WARN_ON(!base); + + clks[IMX8MQ_ARM_PLL_REF_SEL] = imx_clk_mux("arm_pll_ref_sel", base + 0x28, 16, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_GPU_PLL_REF_SEL] = imx_clk_mux("gpu_pll_ref_sel", base + 0x18, 16, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_VPU_PLL_REF_SEL] = imx_clk_mux("vpu_pll_ref_sel", base + 0x20, 16, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_AUDIO_PLL1_REF_SEL] = imx_clk_mux("audio_pll1_ref_sel", base + 0x0, 16, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_AUDIO_PLL2_REF_SEL] = imx_clk_mux("audio_pll2_ref_sel", base + 0x8, 16, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_VIDEO_PLL1_REF_SEL] = imx_clk_mux("video_pll1_ref_sel", base + 0x10, 16, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_SYS1_PLL1_REF_SEL] = imx_clk_mux("sys1_pll1_ref_sel", base + 0x30, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_SYS2_PLL1_REF_SEL] = imx_clk_mux("sys2_pll1_ref_sel", base + 0x3c, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_SYS3_PLL1_REF_SEL] = imx_clk_mux("sys3_pll1_ref_sel", base + 0x48, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_DRAM_PLL1_REF_SEL] = imx_clk_mux("dram_pll1_ref_sel", base + 0x60, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_VIDEO2_PLL1_REF_SEL] = imx_clk_mux("video2_pll1_ref_sel", base + 0x54, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + + clks[IMX8MQ_ARM_PLL_REF_DIV] = imx_clk_divider("arm_pll_ref_div", "arm_pll_ref_sel", base + 0x28, 5, 6); + clks[IMX8MQ_GPU_PLL_REF_DIV] = imx_clk_divider("gpu_pll_ref_div", "gpu_pll_ref_sel", base + 0x18, 5, 6); + clks[IMX8MQ_VPU_PLL_REF_DIV] = imx_clk_divider("vpu_pll_ref_div", "vpu_pll_ref_sel", base + 0x20, 5, 6); + clks[IMX8MQ_AUDIO_PLL1_REF_DIV] = imx_clk_divider("audio_pll1_ref_div", "audio_pll1_ref_sel", base + 0x0, 5, 6); + clks[IMX8MQ_AUDIO_PLL2_REF_DIV] = imx_clk_divider("audio_pll2_ref_div", "audio_pll2_ref_sel", base + 0x8, 5, 6); + clks[IMX8MQ_VIDEO_PLL1_REF_DIV] = imx_clk_divider("video_pll1_ref_div", "video_pll1_ref_sel", base + 0x10, 5, 6); + clks[IMX8MQ_SYS1_PLL1_REF_DIV] = imx_clk_divider("sys1_pll1_ref_div", "sys1_pll1_ref_sel", base + 0x38, 25, 3); + clks[IMX8MQ_SYS2_PLL1_REF_DIV] = imx_clk_divider("sys2_pll1_ref_div", "sys2_pll1_ref_sel", base + 0x44, 25, 3); + clks[IMX8MQ_SYS3_PLL1_REF_DIV] = imx_clk_divider("sys3_pll1_ref_div", "sys3_pll1_ref_sel", base + 0x50, 25, 3); + clks[IMX8MQ_DRAM_PLL1_REF_DIV] = imx_clk_divider("dram_pll1_ref_div", "dram_pll1_ref_sel", base + 0x68, 25, 3); + clks[IMX8MQ_VIDEO2_PLL1_REF_DIV] = imx_clk_divider("video2_pll1_ref_div", "video2_pll1_ref_sel", base + 0x5c, 25, 3); + + clks[IMX8MQ_ARM_PLL] = imx_clk_frac_pll("arm_pll", "arm_pll_ref_div", base + 0x28); + clks[IMX8MQ_GPU_PLL] = imx_clk_frac_pll("gpu_pll", "gpu_pll_ref_div", base + 0x18); + clks[IMX8MQ_VPU_PLL] = imx_clk_frac_pll("vpu_pll", "vpu_pll_ref_div", base + 0x20); + clks[IMX8MQ_AUDIO_PLL1] = imx_clk_frac_pll("audio_pll1", "audio_pll1_ref_div", base + 0x0); + clks[IMX8MQ_AUDIO_PLL2] = imx_clk_frac_pll("audio_pll2", "audio_pll2_ref_div", base + 0x8); + clks[IMX8MQ_VIDEO_PLL1] = imx_clk_frac_pll("video_pll1", "video_pll1_ref_div", base + 0x10); + clks[IMX8MQ_SYS1_PLL1] = imx_clk_sccg_pll("sys1_pll1", "sys1_pll1_ref_div", base + 0x30, SCCG_PLL1); + clks[IMX8MQ_SYS2_PLL1] = imx_clk_sccg_pll("sys2_pll1", "sys2_pll1_ref_div", base + 0x3c, SCCG_PLL1); + clks[IMX8MQ_SYS3_PLL1] = imx_clk_sccg_pll("sys3_pll1", "sys3_pll1_ref_div", base + 0x48, SCCG_PLL1); + clks[IMX8MQ_DRAM_PLL1] = imx_clk_sccg_pll("dram_pll1", "dram_pll1_ref_div", base + 0x60, SCCG_PLL1); + clks[IMX8MQ_VIDEO2_PLL1] = imx_clk_sccg_pll("video2_pll1", "video2_pll1_ref_div", base + 0x5c, 3); + + clks[IMX8MQ_SYS1_PLL2] = imx_clk_sccg_pll("sys1_pll2", "sys1_pll1_out_div", base + 0x30, SCCG_PLL2); + clks[IMX8MQ_SYS2_PLL2] = imx_clk_sccg_pll("sys2_pll2", "sys2_pll1_out_div", base + 0x3c, SCCG_PLL2); + clks[IMX8MQ_SYS3_PLL2] = imx_clk_sccg_pll("sys3_pll2", "sys3_pll1_out_div", base + 0x48, SCCG_PLL2); + clks[IMX8MQ_DRAM_PLL2] = imx_clk_sccg_pll("dram_pll2", "dram_pll1_out_div", base + 0x60, SCCG_PLL2); + clks[IMX8MQ_VIDEO2_PLL2] = imx_clk_sccg_pll("video2_pll2", "video2_pll1_out_div", base + 0x54, SCCG_PLL2); + + /* PLL divs */ + clks[IMX8MQ_SYS1_PLL1_OUT_DIV] = imx_clk_divider("sys1_pll1_out_div", "sys1_pll1_out", base + 0x38, 19, 6); + clks[IMX8MQ_SYS2_PLL1_OUT_DIV] = imx_clk_divider("sys2_pll1_out_div", "sys2_pll1_out", base + 0x44, 19, 6); + clks[IMX8MQ_SYS3_PLL1_OUT_DIV] = imx_clk_divider("sys3_pll1_out_div", "sys3_pll1_out", base + 0x50, 19, 6); + clks[IMX8MQ_DRAM_PLL1_OUT_DIV] = imx_clk_divider("dram_pll1_out_div", "dram_pll1_out", base + 0x68, 19, 6); + clks[IMX8MQ_VIDEO2_PLL1_OUT_DIV] = imx_clk_divider("video2_pll1_out_div", "video2_pll1_out", base + 0x5c, 19, 6); + clks[IMX8MQ_SYS1_PLL2_DIV] = imx_clk_divider("sys1_pll2_div", "sys1_pll2", base + 0x38, 1, 6); + clks[IMX8MQ_SYS2_PLL2_DIV] = imx_clk_divider("sys2_pll2_div", "sys2_pll2", base + 0x44, 1, 6); + clks[IMX8MQ_SYS3_PLL2_DIV] = imx_clk_divider("sys3_pll2_div", "sys3_pll2", base + 0x50, 1, 6); + clks[IMX8MQ_DRAM_PLL2_DIV] = imx_clk_divider("dram_pll2_div", "dram_pll2", base + 0x68, 1, 6); + clks[IMX8MQ_VIDEO2_PLL2_DIV] = imx_clk_divider("video2_pll2_div", "video2_pll2", base + 0x5c, 1, 6); + + /* PLL bypass out */ + clks[IMX8MQ_ARM_PLL_BYPASS] = imx_clk_mux("arm_pll_bypass", base + 0x28, 14, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels)); + clks[IMX8MQ_GPU_PLL_BYPASS] = imx_clk_mux("gpu_pll_bypass", base + 0x18, 14, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels)); + clks[IMX8MQ_VPU_PLL_BYPASS] = imx_clk_mux("vpu_pll_bypass", base + 0x20, 14, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels)); + clks[IMX8MQ_AUDIO_PLL1_BYPASS] = imx_clk_mux("audio_pll1_bypass", base + 0x0, 14, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels)); + clks[IMX8MQ_AUDIO_PLL2_BYPASS] = imx_clk_mux("audio_pll2_bypass", base + 0x8, 14, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels)); + clks[IMX8MQ_VIDEO_PLL1_BYPASS] = imx_clk_mux("video_pll1_bypass", base + 0x10, 14, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels)); + + clks[IMX8MQ_SYS1_PLL1_OUT] = imx_clk_mux("sys1_pll1_out", base + 0x30, 5, 1, sys1_pll1_out_sels, ARRAY_SIZE(sys1_pll1_out_sels)); + clks[IMX8MQ_SYS2_PLL1_OUT] = imx_clk_mux("sys2_pll1_out", base + 0x3c, 5, 1, sys2_pll1_out_sels, ARRAY_SIZE(sys2_pll1_out_sels)); + clks[IMX8MQ_SYS3_PLL1_OUT] = imx_clk_mux("sys3_pll1_out", base + 0x48, 5, 1, sys3_pll1_out_sels, ARRAY_SIZE(sys3_pll1_out_sels)); + clks[IMX8MQ_DRAM_PLL1_OUT] = imx_clk_mux("dram_pll1_out", base + 0x60, 5, 1, dram_pll1_out_sels, ARRAY_SIZE(dram_pll1_out_sels)); + clks[IMX8MQ_VIDEO2_PLL1_OUT] = imx_clk_mux("video2_pll1_out", base + 0x54, 5, 1, video2_pll1_out_sels, ARRAY_SIZE(video2_pll1_out_sels)); + clks[IMX8MQ_SYS1_PLL2_OUT] = imx_clk_mux("sys1_pll2_out", base + 0x30, 4, 1, sys1_pll2_out_sels, ARRAY_SIZE(sys1_pll2_out_sels)); + clks[IMX8MQ_SYS2_PLL2_OUT] = imx_clk_mux("sys2_pll2_out", base + 0x3c, 4, 1, sys2_pll2_out_sels, ARRAY_SIZE(sys2_pll2_out_sels)); + clks[IMX8MQ_SYS3_PLL2_OUT] = imx_clk_mux("sys3_pll2_out", base + 0x48, 4, 1, sys3_pll2_out_sels, ARRAY_SIZE(sys3_pll2_out_sels)); + clks[IMX8MQ_DRAM_PLL2_OUT] = imx_clk_mux("dram_pll2_out", base + 0x60, 4, 1, dram_pll2_out_sels, ARRAY_SIZE(dram_pll2_out_sels)); + clks[IMX8MQ_VIDEO2_PLL2_OUT] = imx_clk_mux("video2_pll2_out", base + 0x54, 4, 1, video2_pll2_out_sels, ARRAY_SIZE(video2_pll2_out_sels)); + + /* unbypass all the plls */ + clk_set_parent(clks[IMX8MQ_GPU_PLL_BYPASS], clks[IMX8MQ_GPU_PLL]); + clk_set_parent(clks[IMX8MQ_VPU_PLL_BYPASS], clks[IMX8MQ_VPU_PLL]); + clk_set_parent(clks[IMX8MQ_AUDIO_PLL1_BYPASS], clks[IMX8MQ_AUDIO_PLL1]); + clk_set_parent(clks[IMX8MQ_AUDIO_PLL2_BYPASS], clks[IMX8MQ_AUDIO_PLL2]); + clk_set_parent(clks[IMX8MQ_VIDEO_PLL1_BYPASS], clks[IMX8MQ_VIDEO_PLL1]); + clk_set_parent(clks[IMX8MQ_SYS3_PLL1_OUT], clks[IMX8MQ_SYS3_PLL1]); + clk_set_parent(clks[IMX8MQ_SYS3_PLL2_OUT], clks[IMX8MQ_SYS3_PLL2_DIV]); + + /* PLL OUT GATE */ + clks[IMX8MQ_ARM_PLL_OUT] = imx_clk_gate("arm_pll_out", "arm_pll_bypass", base + 0x28, 21); + clks[IMX8MQ_GPU_PLL_OUT] = imx_clk_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x18, 21); + clks[IMX8MQ_VPU_PLL_OUT] = imx_clk_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x20, 21); + clks[IMX8MQ_AUDIO_PLL1_OUT] = imx_clk_gate("audio_pll1_out", "audio_pll1_bypass", base + 0x0, 21); + clks[IMX8MQ_AUDIO_PLL2_OUT] = imx_clk_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x8, 21); + clks[IMX8MQ_VIDEO_PLL1_OUT] = imx_clk_gate("video_pll1_out", "video_pll1_bypass", base + 0x10, 21); + clks[IMX8MQ_SYS1_PLL_OUT] = imx_clk_gate("sys1_pll_out", "sys1_pll2_out", base + 0x30, 9); + clks[IMX8MQ_SYS2_PLL_OUT] = imx_clk_gate("sys2_pll_out", "sys2_pll2_out", base + 0x3c, 9); + clks[IMX8MQ_SYS3_PLL_OUT] = imx_clk_gate("sys3_pll_out", "sys3_pll2_out", base + 0x48, 9); + clks[IMX8MQ_DRAM_PLL_OUT] = imx_clk_gate("dram_pll_out", "dram_pll2_out", base + 0x60, 9); + clks[IMX8MQ_VIDEO2_PLL_OUT] = imx_clk_gate("video2_pll_out", "video2_pll2_out", base + 0x54, 9); + + /* SYS PLL fixed output */ + clks[IMX8MQ_SYS1_PLL_40M] = imx_clk_fixed_factor("sys1_pll_40m", "sys1_pll_out", 1, 20); + clks[IMX8MQ_SYS1_PLL_80M] = imx_clk_fixed_factor("sys1_pll_80m", "sys1_pll_out", 1, 10); + clks[IMX8MQ_SYS1_PLL_100M] = imx_clk_fixed_factor("sys1_pll_100m", "sys1_pll_out", 1, 8); + clks[IMX8MQ_SYS1_PLL_133M] = imx_clk_fixed_factor("sys1_pll_133m", "sys1_pll_out", 1, 6); + clks[IMX8MQ_SYS1_PLL_160M] = imx_clk_fixed_factor("sys1_pll_160m", "sys1_pll_out", 1, 5); + clks[IMX8MQ_SYS1_PLL_200M] = imx_clk_fixed_factor("sys1_pll_200m", "sys1_pll_out", 1, 4); + clks[IMX8MQ_SYS1_PLL_266M] = imx_clk_fixed_factor("sys1_pll_266m", "sys1_pll_out", 1, 3); + clks[IMX8MQ_SYS1_PLL_400M] = imx_clk_fixed_factor("sys1_pll_400m", "sys1_pll_out", 1, 2); + clks[IMX8MQ_SYS1_PLL_800M] = imx_clk_fixed_factor("sys1_pll_800m", "sys1_pll_out", 1, 1); + + clks[IMX8MQ_SYS2_PLL_50M] = imx_clk_fixed_factor("sys2_pll_50m", "sys2_pll_out", 1, 20); + clks[IMX8MQ_SYS2_PLL_100M] = imx_clk_fixed_factor("sys2_pll_100m", "sys2_pll_out", 1, 10); + clks[IMX8MQ_SYS2_PLL_125M] = imx_clk_fixed_factor("sys2_pll_125m", "sys2_pll_out", 1, 8); + clks[IMX8MQ_SYS2_PLL_166M] = imx_clk_fixed_factor("sys2_pll_166m", "sys2_pll_out", 1, 6); + clks[IMX8MQ_SYS2_PLL_200M] = imx_clk_fixed_factor("sys2_pll_200m", "sys2_pll_out", 1, 5); + clks[IMX8MQ_SYS2_PLL_250M] = imx_clk_fixed_factor("sys2_pll_250m", "sys2_pll_out", 1, 4); + clks[IMX8MQ_SYS2_PLL_333M] = imx_clk_fixed_factor("sys2_pll_333m", "sys2_pll_out", 1, 3); + clks[IMX8MQ_SYS2_PLL_500M] = imx_clk_fixed_factor("sys2_pll_500m", "sys2_pll_out", 1, 2); + clks[IMX8MQ_SYS2_PLL_1000M] = imx_clk_fixed_factor("sys2_pll_1000m", "sys2_pll_out", 1, 1); + + np = ccm_node; + base = of_iomap(np, 0); + WARN_ON(!base); + /* CORE */ + clks[IMX8MQ_CLK_A53_SRC] = imx_clk_mux2("arm_a53_src", base + 0x8000, 24, 3, imx8mq_a53_sels, ARRAY_SIZE(imx8mq_a53_sels)); + clks[IMX8MQ_CLK_VPU_SRC] = imx_clk_mux2("vpu_src", base + 0x8100, 24, 3, imx8mq_vpu_sels, ARRAY_SIZE(imx8mq_vpu_sels)); + clks[IMX8MQ_CLK_GPU_CORE_SRC] = imx_clk_mux2("gpu_core_src", base + 0x8180, 24, 3, imx8mq_gpu_core_sels, ARRAY_SIZE(imx8mq_gpu_core_sels)); + clks[IMX8MQ_CLK_GPU_SHADER_SRC] = imx_clk_mux2("gpu_shader_src", base + 0x8200, 24, 3, imx8mq_gpu_shader_sels, ARRAY_SIZE(imx8mq_gpu_shader_sels)); + clks[IMX8MQ_CLK_A53_CG] = imx_clk_gate3_flags("arm_a53_cg", "arm_a53_src", base + 0x8000, 28, CLK_IS_CRITICAL); + clks[IMX8MQ_CLK_VPU_CG] = imx_clk_gate3("vpu_cg", "vpu_src", base + 0x8100, 28); + clks[IMX8MQ_CLK_GPU_CORE_CG] = imx_clk_gate3("gpu_core_cg", "gpu_core_src", base + 0x8180, 28); + clks[IMX8MQ_CLK_GPU_SHADER_CG] = imx_clk_gate3("gpu_shader_cg", "gpu_shader_src", base + 0x8200, 28); + + clks[IMX8MQ_CLK_A53_DIV] = imx_clk_divider2("arm_a53_div", "arm_a53_cg", base + 0x8000, 0, 3); + clks[IMX8MQ_CLK_VPU_DIV] = imx_clk_divider2("vpu_div", "vpu_cg", base + 0x8100, 0, 3); + clks[IMX8MQ_CLK_GPU_CORE_DIV] = imx_clk_divider2("gpu_core_div", "gpu_core_cg", base + 0x8180, 0, 3); + clks[IMX8MQ_CLK_GPU_SHADER_DIV] = imx_clk_divider2("gpu_shader_div", "gpu_shader_cg", base + 0x8200, 0, 3); + + /* BUS */ + clks[IMX8MQ_CLK_MAIN_AXI] = imx_clk_composite_critical("main_axi", imx8mq_main_axi_sels, base + 0x8800); + clks[IMX8MQ_CLK_ENET_AXI] = imx_clk_composite("enet_axi", imx8mq_enet_axi_sels, base + 0x8880); + clks[IMX8MQ_CLK_NAND_USDHC_BUS] = imx_clk_composite_critical("nand_usdhc_bus", imx8mq_nand_usdhc_sels, base + 0x8900); + clks[IMX8MQ_CLK_VPU_BUS] = imx_clk_composite("vpu_bus", imx8mq_vpu_bus_sels, base + 0x8980); + clks[IMX8MQ_CLK_DISP_AXI] = imx_clk_composite("disp_axi", imx8mq_disp_axi_sels, base + 0x8a00); + clks[IMX8MQ_CLK_DISP_APB] = imx_clk_composite("disp_apb", imx8mq_disp_apb_sels, base + 0x8a80); + clks[IMX8MQ_CLK_DISP_RTRM] = imx_clk_composite("disp_rtrm", imx8mq_disp_rtrm_sels, base + 0x8b00); + clks[IMX8MQ_CLK_USB_BUS] = imx_clk_composite_critical("usb_bus", imx8mq_usb_bus_sels, base + 0x8b80); + clks[IMX8MQ_CLK_GPU_AXI] = imx_clk_composite("gpu_axi", imx8mq_gpu_axi_sels, base + 0x8c00); + clks[IMX8MQ_CLK_GPU_AHB] = imx_clk_composite("gpu_ahb", imx8mq_gpu_ahb_sels, base + 0x8c80); + clks[IMX8MQ_CLK_NOC] = imx_clk_composite_critical("noc", imx8mq_noc_sels, base + 0x8d00); + clks[IMX8MQ_CLK_NOC_APB] = imx_clk_composite_critical("noc_apb", imx8mq_noc_apb_sels, base + 0x8d80); + + /* AHB */ + clks[IMX8MQ_CLK_AHB_SRC] = imx_clk_mux2("ahb_src", base + 0x9000, 24, 3, imx8mq_ahb_sels, ARRAY_SIZE(imx8mq_ahb_sels)); + clks[IMX8MQ_CLK_AUDIO_AHB_SRC] = imx_clk_mux2("audio_ahb_src", base + 0x9100, 24, 3, imx8mq_audio_ahb_sels, ARRAY_SIZE(imx8mq_audio_ahb_sels)); + clks[IMX8MQ_CLK_AHB_CG] = imx_clk_gate3_flags("ahb_cg", "ahb_src", base + 0x9000, 28, CLK_IS_CRITICAL); + clks[IMX8MQ_CLK_AUDIO_AHB_CG] = imx_clk_gate3("audio_ahb_cg", "audio_ahb_src", base + 0x9100, 28); + clks[IMX8MQ_CLK_AHB_PRE_DIV] = imx_clk_divider2("ahb_pre_div", "ahb_cg", base + 0x9000, 16, 3); + clks[IMX8MQ_CLK_AUDIO_AHB_PRE_DIV] = imx_clk_divider2("audio_ahb_pre_div", "audio_ahb_cg", base + 0x9100, 16, 3); + clks[IMX8MQ_CLK_AHB_DIV] = imx_clk_divider_flags("ahb_div", "ahb_pre_div", base + 0x9000, 0, 6, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE); + clks[IMX8MQ_CLK_AUDIO_AHB_DIV] = imx_clk_divider2_flags("audio_ahb_div", "audio_ahb_pre_div", base + 0x9100, 0, 6, CLK_IS_CRITICAL); + + /* IPG */ + clks[IMX8MQ_CLK_IPG_ROOT] = imx_clk_divider2("ipg_root", "ahb_div", base + 0x9080, 0, 1); + clks[IMX8MQ_CLK_IPG_AUDIO_ROOT] = imx_clk_divider2("ipg_audio_root", "audio_ahb_div", base + 0x9180, 0, 1); + + /* IP */ + clks[IMX8MQ_CLK_DRAM_CORE] = imx_clk_mux2_flags("dram_core_clk", base + 0x9800, 24, 1, imx8mq_dram_core_sels, ARRAY_SIZE(imx8mq_dram_core_sels), CLK_IS_CRITICAL); + + clks[IMX8MQ_CLK_DRAM_ALT] = imx_clk_composite("dram_alt", imx8mq_dram_alt_sels, base + 0xa000); + clks[IMX8MQ_CLK_DRAM_APB] = imx_clk_composite_critical("dram_apb", imx8mq_dram_apb_sels, base + 0xa080); + clks[IMX8MQ_CLK_VPU_G1] = imx_clk_composite("vpu_g1", imx8mq_vpu_g1_sels, base + 0xa100); + clks[IMX8MQ_CLK_VPU_G2] = imx_clk_composite("vpu_g2", imx8mq_vpu_g2_sels, base + 0xa180); + clks[IMX8MQ_CLK_DISP_DTRC] = imx_clk_composite("disp_dtrc", imx8mq_disp_dtrc_sels, base + 0xa200); + clks[IMX8MQ_CLK_DISP_DC8000] = imx_clk_composite("disp_dc8000", imx8mq_disp_dc8000_sels, base + 0xa280); + clks[IMX8MQ_CLK_PCIE1_CTRL] = imx_clk_composite("pcie1_ctrl", imx8mq_pcie1_ctrl_sels, base + 0xa300); + clks[IMX8MQ_CLK_PCIE1_PHY] = imx_clk_composite("pcie1_phy", imx8mq_pcie1_phy_sels, base + 0xa380); + clks[IMX8MQ_CLK_PCIE1_AUX] = imx_clk_composite("pcie1_aux", imx8mq_pcie1_aux_sels, base + 0xa400); + clks[IMX8MQ_CLK_DC_PIXEL] = imx_clk_composite("dc_pixel", imx8mq_dc_pixel_sels, base + 0xa480); + clks[IMX8MQ_CLK_LCDIF_PIXEL] = imx_clk_composite("lcdif_pixel", imx8mq_lcdif_pixel_sels, base + 0xa500); + clks[IMX8MQ_CLK_SAI1] = imx_clk_composite("sai1", imx8mq_sai1_sels, base + 0xa580); + clks[IMX8MQ_CLK_SAI2] = imx_clk_composite("sai2", imx8mq_sai2_sels, base + 0xa600); + clks[IMX8MQ_CLK_SAI3] = imx_clk_composite("sai3", imx8mq_sai3_sels, base + 0xa680); + clks[IMX8MQ_CLK_SAI4] = imx_clk_composite("sai4", imx8mq_sai4_sels, base + 0xa700); + clks[IMX8MQ_CLK_SAI5] = imx_clk_composite("sai5", imx8mq_sai5_sels, base + 0xa780); + clks[IMX8MQ_CLK_SAI6] = imx_clk_composite("sai6", imx8mq_sai6_sels, base + 0xa800); + clks[IMX8MQ_CLK_SPDIF1] = imx_clk_composite("spdif1", imx8mq_spdif1_sels, base + 0xa880); + clks[IMX8MQ_CLK_SPDIF2] = imx_clk_composite("spdif2", imx8mq_spdif2_sels, base + 0xa900); + clks[IMX8MQ_CLK_ENET_REF] = imx_clk_composite("enet_ref", imx8mq_enet_ref_sels, base + 0xa980); + clks[IMX8MQ_CLK_ENET_TIMER] = imx_clk_composite("enet_timer", imx8mq_enet_timer_sels, base + 0xaa00); + clks[IMX8MQ_CLK_ENET_PHY_REF] = imx_clk_composite("enet_phy", imx8mq_enet_phy_sels, base + 0xaa80); + clks[IMX8MQ_CLK_NAND] = imx_clk_composite("nand", imx8mq_nand_sels, base + 0xab00); + clks[IMX8MQ_CLK_QSPI] = imx_clk_composite("qspi", imx8mq_qspi_sels, base + 0xab80); + clks[IMX8MQ_CLK_USDHC1] = imx_clk_composite("usdhc1", imx8mq_usdhc1_sels, base + 0xac00); + clks[IMX8MQ_CLK_USDHC2] = imx_clk_composite("usdhc2", imx8mq_usdhc2_sels, base + 0xac80); + clks[IMX8MQ_CLK_I2C1] = imx_clk_composite("i2c1", imx8mq_i2c1_sels, base + 0xad00); + clks[IMX8MQ_CLK_I2C2] = imx_clk_composite("i2c2", imx8mq_i2c2_sels, base + 0xad80); + clks[IMX8MQ_CLK_I2C3] = imx_clk_composite("i2c3", imx8mq_i2c3_sels, base + 0xae00); + clks[IMX8MQ_CLK_I2C4] = imx_clk_composite("i2c4", imx8mq_i2c4_sels, base + 0xae80); + clks[IMX8MQ_CLK_UART1] = imx_clk_composite("uart1", imx8mq_uart1_sels, base + 0xaf00); + clks[IMX8MQ_CLK_UART2] = imx_clk_composite("uart2", imx8mq_uart2_sels, base + 0xaf80); + clks[IMX8MQ_CLK_UART3] = imx_clk_composite("uart3", imx8mq_uart3_sels, base + 0xb000); + clks[IMX8MQ_CLK_UART4] = imx_clk_composite("uart4", imx8mq_uart4_sels, base + 0xb080); + clks[IMX8MQ_CLK_USB_CORE_REF] = imx_clk_composite("usb_core_ref", imx8mq_usb_core_sels, base + 0xb100); + clks[IMX8MQ_CLK_USB_PHY_REF] = imx_clk_composite("usb_phy_ref", imx8mq_usb_phy_sels, base + 0xb180); + clks[IMX8MQ_CLK_ECSPI1] = imx_clk_composite("ecspi1", imx8mq_ecspi1_sels, base + 0xb280); + clks[IMX8MQ_CLK_ECSPI2] = imx_clk_composite("ecspi2", imx8mq_ecspi2_sels, base + 0xb300); + clks[IMX8MQ_CLK_PWM1] = imx_clk_composite("pwm1", imx8mq_pwm1_sels, base + 0xb380); + clks[IMX8MQ_CLK_PWM2] = imx_clk_composite("pwm2", imx8mq_pwm2_sels, base + 0xb400); + clks[IMX8MQ_CLK_PWM3] = imx_clk_composite("pwm3", imx8mq_pwm3_sels, base + 0xb480); + clks[IMX8MQ_CLK_PWM4] = imx_clk_composite("pwm4", imx8mq_pwm4_sels, base + 0xb500); + clks[IMX8MQ_CLK_GPT1] = imx_clk_composite("gpt1", imx8mq_gpt1_sels, base + 0xb580); + clks[IMX8MQ_CLK_WDOG] = imx_clk_composite("wdog", imx8mq_wdog_sels, base + 0xb900); + clks[IMX8MQ_CLK_WRCLK] = imx_clk_composite("wrclk", imx8mq_wrclk_sels, base + 0xb980); + clks[IMX8MQ_CLK_CLKO2] = imx_clk_composite("clko2", imx8mq_clko2_sels, base + 0xba80); + clks[IMX8MQ_CLK_DSI_CORE] = imx_clk_composite("dsi_core", imx8mq_dsi_core_sels, base + 0xbb00); + clks[IMX8MQ_CLK_DSI_PHY_REF] = imx_clk_composite("dsi_phy_ref", imx8mq_dsi_phy_sels, base + 0xbb80); + clks[IMX8MQ_CLK_DSI_DBI] = imx_clk_composite("dsi_dbi", imx8mq_dsi_dbi_sels, base + 0xbc00); + clks[IMX8MQ_CLK_DSI_ESC] = imx_clk_composite("dsi_esc", imx8mq_dsi_esc_sels, base + 0xbc80); + clks[IMX8MQ_CLK_DSI_AHB] = imx_clk_composite("dsi_ahb", imx8mq_dsi_ahb_sels, base + 0x9200); + clks[IMX8MQ_CLK_CSI1_CORE] = imx_clk_composite("csi1_core", imx8mq_csi1_core_sels, base + 0xbd00); + clks[IMX8MQ_CLK_CSI1_PHY_REF] = imx_clk_composite("csi1_phy_ref", imx8mq_csi1_phy_sels, base + 0xbd80); + clks[IMX8MQ_CLK_CSI1_ESC] = imx_clk_composite("csi1_esc", imx8mq_csi1_esc_sels, base + 0xbe00); + clks[IMX8MQ_CLK_CSI2_CORE] = imx_clk_composite("csi2_core", imx8mq_csi2_core_sels, base + 0xbe80); + clks[IMX8MQ_CLK_CSI2_PHY_REF] = imx_clk_composite("csi2_phy_ref", imx8mq_csi2_phy_sels, base + 0xbf00); + clks[IMX8MQ_CLK_CSI2_ESC] = imx_clk_composite("csi2_esc", imx8mq_csi2_esc_sels, base + 0xbf80); + clks[IMX8MQ_CLK_PCIE2_CTRL] = imx_clk_composite("pcie2_ctrl", imx8mq_pcie2_ctrl_sels, base + 0xc000); + clks[IMX8MQ_CLK_PCIE2_PHY] = imx_clk_composite("pcie2_phy", imx8mq_pcie2_phy_sels, base + 0xc080); + clks[IMX8MQ_CLK_PCIE2_AUX] = imx_clk_composite("pcie2_aux", imx8mq_pcie2_aux_sels, base + 0xc100); + clks[IMX8MQ_CLK_ECSPI3] = imx_clk_composite("ecspi3", imx8mq_ecspi3_sels, base + 0xc180); + + /*FIXME, the doc is not ready now */ + clks[IMX8MQ_CLK_ECSPI1_ROOT] = imx_clk_gate4("ecspi1_root_clk", "ecspi1", base + 0x4070, 0); + clks[IMX8MQ_CLK_ECSPI2_ROOT] = imx_clk_gate4("ecspi2_root_clk", "ecspi2", base + 0x4080, 0); + clks[IMX8MQ_CLK_ECSPI3_ROOT] = imx_clk_gate4("ecspi3_root_clk", "ecspi3", base + 0x4090, 0); + clks[IMX8MQ_CLK_ENET1_ROOT] = imx_clk_gate4("enet1_root_clk", "enet_axi", base + 0x40a0, 0); + clks[IMX8MQ_CLK_GPT1_ROOT] = imx_clk_gate4("gpt1_root_clk", "gpt1", base + 0x4100, 0); + clks[IMX8MQ_CLK_I2C1_ROOT] = imx_clk_gate4("i2c1_root_clk", "i2c1", base + 0x4170, 0); + clks[IMX8MQ_CLK_I2C2_ROOT] = imx_clk_gate4("i2c2_root_clk", "i2c2", base + 0x4180, 0); + clks[IMX8MQ_CLK_I2C3_ROOT] = imx_clk_gate4("i2c3_root_clk", "i2c3", base + 0x4190, 0); + clks[IMX8MQ_CLK_I2C4_ROOT] = imx_clk_gate4("i2c4_root_clk", "i2c4", base + 0x41a0, 0); + clks[IMX8MQ_CLK_MU_ROOT] = imx_clk_gate4("mu_root_clk", "ipg_root", base + 0x4210, 0); + clks[IMX8MQ_CLK_OCOTP_ROOT] = imx_clk_gate4("ocotp_root_clk", "ipg_root", base + 0x4220, 0); + clks[IMX8MQ_CLK_PCIE1_ROOT] = imx_clk_gate4("pcie1_root_clk", "pcie1_ctrl", base + 0x4250, 0); + clks[IMX8MQ_CLK_PCIE2_ROOT] = imx_clk_gate4("pcie2_root_clk", "pcie2_ctrl", base + 0x4640, 0); + clks[IMX8MQ_CLK_PWM1_ROOT] = imx_clk_gate4("pwm1_root_clk", "pwm1", base + 0x4280, 0); + clks[IMX8MQ_CLK_PWM2_ROOT] = imx_clk_gate4("pwm2_root_clk", "pwm2", base + 0x4290, 0); + clks[IMX8MQ_CLK_PWM3_ROOT] = imx_clk_gate4("pwm3_root_clk", "pwm3", base + 0x42a0, 0); + clks[IMX8MQ_CLK_PWM4_ROOT] = imx_clk_gate4("pwm4_root_clk", "pwm4", base + 0x42b0, 0); + clks[IMX8MQ_CLK_QSPI_ROOT] = imx_clk_gate4("qspi_root_clk", "qspi", base + 0x42f0, 0); + clks[IMX8MQ_CLK_RAWNAND_ROOT] = imx_clk_gate2_shared2("nand_root_clk", "nand", base + 0x4300, 0, &share_count_nand); + clks[IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK] = imx_clk_gate2_shared2("nand_usdhc_rawnand_clk", "nand_usdhc_bus", base + 0x4300, 0, &share_count_nand); + clks[IMX8MQ_CLK_SAI1_ROOT] = imx_clk_gate2_shared2("sai1_root_clk", "sai1", base + 0x4330, 0, &share_count_sai1); + clks[IMX8MQ_CLK_SAI1_IPG] = imx_clk_gate2_shared2("sai1_ipg_clk", "ipg_audio_root", base + 0x4330, 0, &share_count_sai1); + clks[IMX8MQ_CLK_SAI2_ROOT] = imx_clk_gate2_shared2("sai2_root_clk", "sai2", base + 0x4340, 0, &share_count_sai2); + clks[IMX8MQ_CLK_SAI2_IPG] = imx_clk_gate2_shared2("sai2_ipg_clk", "ipg_root", base + 0x4340, 0, &share_count_sai2); + clks[IMX8MQ_CLK_SAI3_ROOT] = imx_clk_gate2_shared2("sai3_root_clk", "sai3", base + 0x4350, 0, &share_count_sai3); + clks[IMX8MQ_CLK_SAI3_IPG] = imx_clk_gate2_shared2("sai3_ipg_clk", "ipg_root", base + 0x4350, 0, &share_count_sai3); + clks[IMX8MQ_CLK_SAI4_ROOT] = imx_clk_gate2_shared2("sai4_root_clk", "sai4", base + 0x4360, 0, &share_count_sai4); + clks[IMX8MQ_CLK_SAI4_IPG] = imx_clk_gate2_shared2("sai4_ipg_clk", "ipg_audio_root", base + 0x4360, 0, &share_count_sai4); + clks[IMX8MQ_CLK_SAI5_ROOT] = imx_clk_gate2_shared2("sai5_root_clk", "sai5", base + 0x4370, 0, &share_count_sai5); + clks[IMX8MQ_CLK_SAI5_IPG] = imx_clk_gate2_shared2("sai5_ipg_clk", "ipg_audio_root", base + 0x4370, 0, &share_count_sai5); + clks[IMX8MQ_CLK_SAI6_ROOT] = imx_clk_gate2_shared2("sai6_root_clk", "sai6", base + 0x4380, 0, &share_count_sai6); + clks[IMX8MQ_CLK_SAI6_IPG] = imx_clk_gate2_shared2("sai6_ipg_clk", "ipg_audio_root", base + 0x4380, 0, &share_count_sai6); + clks[IMX8MQ_CLK_UART1_ROOT] = imx_clk_gate4("uart1_root_clk", "uart1", base + 0x4490, 0); + clks[IMX8MQ_CLK_UART2_ROOT] = imx_clk_gate4("uart2_root_clk", "uart2", base + 0x44a0, 0); + clks[IMX8MQ_CLK_UART3_ROOT] = imx_clk_gate4("uart3_root_clk", "uart3", base + 0x44b0, 0); + clks[IMX8MQ_CLK_UART4_ROOT] = imx_clk_gate4("uart4_root_clk", "uart4", base + 0x44c0, 0); + clks[IMX8MQ_CLK_USB1_CTRL_ROOT] = imx_clk_gate4("usb1_ctrl_root_clk", "usb_core_ref", base + 0x44d0, 0); + clks[IMX8MQ_CLK_USB2_CTRL_ROOT] = imx_clk_gate4("usb2_ctrl_root_clk", "usb_core_ref", base + 0x44e0, 0); + clks[IMX8MQ_CLK_USB1_PHY_ROOT] = imx_clk_gate4("usb1_phy_root_clk", "usb_phy_ref", base + 0x44f0, 0); + clks[IMX8MQ_CLK_USB2_PHY_ROOT] = imx_clk_gate4("usb2_phy_root_clk", "usb_phy_ref", base + 0x4500, 0); + clks[IMX8MQ_CLK_USDHC1_ROOT] = imx_clk_gate4("usdhc1_root_clk", "usdhc1", base + 0x4510, 0); + clks[IMX8MQ_CLK_USDHC2_ROOT] = imx_clk_gate4("usdhc2_root_clk", "usdhc2", base + 0x4520, 0); + clks[IMX8MQ_CLK_WDOG1_ROOT] = imx_clk_gate4("wdog1_root_clk", "wdog", base + 0x4530, 0); + clks[IMX8MQ_CLK_WDOG2_ROOT] = imx_clk_gate4("wdog2_root_clk", "wdog", base + 0x4540, 0); + clks[IMX8MQ_CLK_WDOG3_ROOT] = imx_clk_gate4("wdog3_root_clk", "wdog", base + 0x4550, 0); + clks[IMX8MQ_CLK_VPU_G1_ROOT] = imx_clk_gate2_flags("vpu_g1_root_clk", "vpu_g1", base + 0x4560, 0, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE); + clks[IMX8MQ_CLK_GPU_ROOT] = imx_clk_gate4("gpu_root_clk", "gpu_core_div", base + 0x4570, 0); + clks[IMX8MQ_CLK_VPU_G2_ROOT] = imx_clk_gate2_flags("vpu_g2_root_clk", "vpu_g2", base + 0x45a0, 0, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE); + clks[IMX8MQ_CLK_DISP_ROOT] = imx_clk_gate2_shared2("disp_root_clk", "disp_dc8000", base + 0x45d0, 0, &share_count_dcss); + clks[IMX8MQ_CLK_DISP_AXI_ROOT] = imx_clk_gate2_shared2("disp_axi_root_clk", "disp_axi", base + 0x45d0, 0, &share_count_dcss); + clks[IMX8MQ_CLK_DISP_APB_ROOT] = imx_clk_gate2_shared2("disp_apb_root_clk", "disp_apb", base + 0x45d0, 0, &share_count_dcss); + clks[IMX8MQ_CLK_DISP_RTRM_ROOT] = imx_clk_gate2_shared2("disp_rtrm_root_clk", "disp_rtrm", base + 0x45d0, 0, &share_count_dcss); + clks[IMX8MQ_CLK_TMU_ROOT] = imx_clk_gate4_flags("tmu_root_clk", "ipg_root", base + 0x4620, 0, CLK_IS_CRITICAL); + clks[IMX8MQ_CLK_VPU_DEC_ROOT] = imx_clk_gate2_flags("vpu_dec_root_clk", "vpu_bus", base + 0x4630, 0, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE); + clks[IMX8MQ_CLK_CSI1_ROOT] = imx_clk_gate4("csi1_root_clk", "csi1_core", base + 0x4650, 0); + clks[IMX8MQ_CLK_CSI2_ROOT] = imx_clk_gate4("csi2_root_clk", "csi2_core", base + 0x4660, 0); + clks[IMX8MQ_CLK_SDMA1_ROOT] = imx_clk_gate4("sdma1_clk", "ipg_root", base + 0x43a0, 0); + clks[IMX8MQ_CLK_SDMA2_ROOT] = imx_clk_gate4("sdma2_clk", "ipg_audio_root", base + 0x43b0, 0); + + clks[IMX8MQ_GPT_3M_CLK] = imx_clk_fixed_factor("gpt_3m", "osc_25m", 1, 8); + clks[IMX8MQ_CLK_DRAM_ALT_ROOT] = imx_clk_fixed_factor("dram_alt_root", "dram_alt", 1, 4); + + for (i = 0; i < IMX8MQ_CLK_END; i++) + if (IS_ERR(clks[i])) + pr_err("i.MX8mq clk %u register failed with %ld\n", + i, PTR_ERR(clks[i])); + + clk_data.clks = clks; + clk_data.clk_num = ARRAY_SIZE(clks); + of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data); + + clk_set_parent(clks[IMX8MQ_VIDEO2_PLL1_OUT], clks[IMX8MQ_VIDEO2_PLL1]); + clk_set_parent(clks[IMX8MQ_VIDEO2_PLL2_OUT], clks[IMX8MQ_VIDEO2_PLL2_DIV]); + + clk_set_parent(clks[IMX8MQ_CLK_AHB_SRC], clks[IMX8MQ_SYS1_PLL_133M]); + clk_set_parent(clks[IMX8MQ_CLK_NAND_USDHC_BUS], clks[IMX8MQ_SYS1_PLL_266M]); + clk_set_parent(clks[IMX8MQ_CLK_AUDIO_AHB_SRC], clks[IMX8MQ_SYS2_PLL_500M]); + + /* config video_pll1 clock */ + clk_set_parent(clks[IMX8MQ_VIDEO_PLL1_REF_SEL], clks[IMX8MQ_CLK_27M]); + clk_set_rate(clks[IMX8MQ_VIDEO_PLL1], 593999999); + + /* increase NOC clock to achieve best DDR access performance */ + clk_set_rate(clks[IMX8MQ_CLK_NOC], clk_get_rate(clks[IMX8MQ_SYS1_PLL_800M])); + + /* set pcie root's parent clk source */ + clk_set_parent(clks[IMX8MQ_CLK_PCIE1_CTRL], clks[IMX8MQ_SYS2_PLL_250M]); + clk_set_parent(clks[IMX8MQ_CLK_PCIE1_PHY], clks[IMX8MQ_SYS2_PLL_100M]); + clk_set_parent(clks[IMX8MQ_CLK_PCIE2_CTRL], clks[IMX8MQ_SYS2_PLL_250M]); + clk_set_parent(clks[IMX8MQ_CLK_PCIE2_PHY], clks[IMX8MQ_SYS2_PLL_100M]); + + clk_set_parent(clks[IMX8MQ_CLK_CSI1_CORE], clks[IMX8MQ_SYS1_PLL_266M]); + clk_set_parent(clks[IMX8MQ_CLK_CSI1_PHY_REF], clks[IMX8MQ_SYS2_PLL_1000M]); + clk_set_parent(clks[IMX8MQ_CLK_CSI1_ESC], clks[IMX8MQ_SYS1_PLL_800M]); + clk_set_parent(clks[IMX8MQ_CLK_CSI2_CORE], clks[IMX8MQ_SYS1_PLL_266M]); + clk_set_parent(clks[IMX8MQ_CLK_CSI2_PHY_REF], clks[IMX8MQ_SYS2_PLL_1000M]); + clk_set_parent(clks[IMX8MQ_CLK_CSI2_ESC], clks[IMX8MQ_SYS1_PLL_800M]); +} + +CLK_OF_DECLARE(imx8mq, "fsl,imx8mq-ccm", imx8mq_clocks_init); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 9dbb680..e89c3a7 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -128,6 +128,15 @@ static inline struct clk *imx_clk_divider2(const char *name, const char *parent, reg, shift, width, 0, &imx_ccm_lock); } +static inline struct clk *imx_clk_divider2_flags(const char *name, + const char *parent, void __iomem *reg, u8 shift, u8 width, + unsigned long flags) +{ + return clk_register_divider(NULL, name, parent, + flags | CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, + reg, shift, width, 0, &imx_ccm_lock); +} + static inline struct clk *imx_clk_gate(const char *name, const char *parent, void __iomem *reg, u8 shift) { @@ -195,6 +204,15 @@ static inline struct clk *imx_clk_gate3(const char *name, const char *parent, reg, shift, 0, &imx_ccm_lock); } +static inline struct clk *imx_clk_gate3_flags(const char *name, + const char *parent, void __iomem *reg, u8 shift, + unsigned long flags) +{ + return clk_register_gate(NULL, name, parent, + flags | CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, + reg, shift, 0, &imx_ccm_lock); +} + static inline struct clk *imx_clk_gate4(const char *name, const char *parent, void __iomem *reg, u8 shift) { @@ -203,6 +221,15 @@ static inline struct clk *imx_clk_gate4(const char *name, const char *parent, reg, shift, 0x3, 0, &imx_ccm_lock, NULL); } +static inline struct clk *imx_clk_gate4_flags(const char *name, + const char *parent, void __iomem *reg, u8 shift, + unsigned long flags) +{ + return clk_register_gate2(NULL, name, parent, + flags | CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, + reg, shift, 0x3, 0, &imx_ccm_lock, NULL); +} + static inline struct clk *imx_clk_mux(const char *name, void __iomem *reg, u8 shift, u8 width, const char **parents, int num_parents) { @@ -228,6 +255,15 @@ static inline struct clk *imx_clk_mux_flags(const char *name, &imx_ccm_lock); } +static inline struct clk *imx_clk_mux2_flags(const char *name, + void __iomem *reg, u8 shift, u8 width, const char **parents, + int num_parents, unsigned long flags) +{ + return clk_register_mux(NULL, name, parents, num_parents, + flags | CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE, + reg, shift, width, 0, &imx_ccm_lock); +} + struct clk *imx_clk_cpu(const char *name, const char *parent_name, struct clk *div, struct clk *mux, struct clk *pll, struct clk *step);