From patchwork Fri Nov 1 15:39:58 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Wilco Dijkstra X-Patchwork-Id: 2005203 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=FgnmoUqs; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=FgnmoUqs; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Xg4nj59mxz1xwc for ; Sat, 2 Nov 2024 02:40:41 +1100 (AEDT) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id CBF933858D29 for ; Fri, 1 Nov 2024 15:40:39 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on20616.outbound.protection.outlook.com [IPv6:2a01:111:f403:2613::616]) by sourceware.org (Postfix) with ESMTPS id 418673858D28 for ; Fri, 1 Nov 2024 15:40:19 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 418673858D28 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 418673858D28 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:2613::616 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1730475622; cv=pass; b=rgVimEqb8f+inrm9fxVwBCMiPDNQuxcBubH0h8l/YwWoJKVKFKIVgddnzgFR99HBU0pZ5obaMssP3OarMKnug0u8NQkA0QGYlAWwqAoUHfT80pfjLss37qPrwEkkq1ge2fRosngxmvr8zB8DJ5ywjioAXQaO1igjc7/oYef5n9s= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1730475622; c=relaxed/simple; bh=KkWe3J33/SzseHdRMZOYX9pE2VPbuBUFnSsOj+6U6OI=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=b6jLHQHu6oB8TCiYKrPBstStRKQnHjlLGtd2Hx9lZ6Cjlyao+bl0NHPCefO4iacyyD79dkqg0c7Jgg7MyqspjVpTqSoAdLkSbQKMxZxqOA/AOIOVmQ3aBghzV1O5jZu+4XAvnsMYVGNnn9FGHQseZvDugyi3IGptbrw0gbxo+k0= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=XQKdfHqdjK3E9RzBa9td8mFovw4njDY2WuEXJs131csB8B6I/NfSwR6dhnO5Cx/QOuUtJDG+ze8ASSzYxEBWd/5HMFKkNWzGjtQoxGtaIRSVN9rxF1fui0F2hxMnoayt2wWgANhWa1+psGjm0oqr1HiPljxJzUAckqwglOWjTmAmYZMxK8BpxZ+OBW4MWf8dIvLqdAbStNElv6mbO3P/DsgLzikjJvQBhLRkEn7HVjBF9mGk15Ps8dBPjC+HgKdYpncDZuiWMqbDNQLRsOCyflIsGK8tNk2Hk8j6Fxqwnwj4GuLWqg0FzjMqBZ19Xj2LkzozJfCmdYTW11esQEidPg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=HMsMyrOWfeN7gqnrE0jUZOLiYo7Pv2XkQOK7Hgz6hY0=; b=V8pn8XkXm6/XKDsNIzXK/NiygoQ6QPaxaAPGnu1Jvx/QCDGtOS7YDXBMga9cshqnn/SCIUHCHUWYNw4HMRdvrQ4zGvAx4tXWyI2SNO9Q5O6+4xd7KeNEHZ0Gsa+3borWPzzDfYmCHuXjXncOswTu1w+zVyerouaKuXLu8fgp7+/RBRRSHgob+d/i6Yn+LjDbVYwrWTdTPie0qTl1GuL5g9yxmaqajr+qaOW2TXE1JobmSroIAR6a4ANSSCqeSAXBVP6PoWOoE9Av4+GZX3EKzlo3CuwRwGPUdD+hLmCfq7YVxD2PdUqxJufUwu6QOM7fiW2VrjDEq+zDGgCm4XdSZA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HMsMyrOWfeN7gqnrE0jUZOLiYo7Pv2XkQOK7Hgz6hY0=; b=FgnmoUqsfM5YLsMw6I6Mj1zdZT04hAo2mVZqU3F/Lh0VP4wOpifc3iw53W55aIvxSS1iULgQVAAIKHcvk9MquRDTbbdEKKSprbFRhNyBNNsh2U5ZwVCKVYU4cI7nD6psBHep667/MfD7Cn6arCmdNKLhjvAA5rOiqwM4gKCq9RA= Received: from AS4P191CA0041.EURP191.PROD.OUTLOOK.COM (2603:10a6:20b:657::14) by DBBPR08MB6026.eurprd08.prod.outlook.com (2603:10a6:10:1f6::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.29; Fri, 1 Nov 2024 15:40:13 +0000 Received: from AM3PEPF00009B9D.eurprd04.prod.outlook.com (2603:10a6:20b:657:cafe::48) by AS4P191CA0041.outlook.office365.com (2603:10a6:20b:657::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.25 via Frontend Transport; Fri, 1 Nov 2024 15:40:12 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM3PEPF00009B9D.mail.protection.outlook.com (10.167.16.22) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8114.16 via Frontend Transport; Fri, 1 Nov 2024 15:40:12 +0000 Received: ("Tessian outbound 99870d44e01c:v490"); Fri, 01 Nov 2024 15:40:12 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: ae2eee33a1396443 X-TessianGatewayMetadata: 3CeH/B546VX7aT1vSrXrv1u29KKxwY3Gh9bmp7VgOHu+NdHzXfteButPYwnxOagT5eppo6gclTe9gyPU8VVBiSmG03a5aQOqFlgTbV0J2M+OtK5QzeuA+ZQx95S4L4GqmhpO/Rr3PKnDlhJizzTWcbNnesJDrfrlpCeZarIpmcniu6A6+MmjnmZXbHX98fWY047i9NFSsX4RKyCxZgtWpw== X-CR-MTA-TID: 64aa7808 Received: from L6d3d6d5ba728.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 38DACDF9-10F1-42B7-9BC9-924508A31281.1; Fri, 01 Nov 2024 15:40:00 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L6d3d6d5ba728.2 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Fri, 01 Nov 2024 15:40:00 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=VqjoddurtQdcfZi/C9iA3tXE/mQokRFCv4N4xwPsyjMPR888toPGBjNSM7C7uES+7O0GBff6ji31B601r2WP0FvbZGzoO/DxC1zLrsYXLhZWAmrEj8jBsvD1YSW5hI7mS1d8MRPbGIwpl+CvqFp9JSZuLL2S1h9xiHYwsphCFP3tIbLGaGkEAK2LWIX5o15/UIfuE93vDXIGRP5dTA4yDOPL0Q4L4ZoJvLA4NlgQOkgYcDUQKHOkFngcXZFESkLDSUh+7sILO0Dd2grT0/4bJYKe2ajGLlnbitKkkp30kx0eGcwBb8c/GzLOEWNSMpfvwKA4lBWnxpLbPFwXKhU5iw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=HMsMyrOWfeN7gqnrE0jUZOLiYo7Pv2XkQOK7Hgz6hY0=; b=gn5U0inPLVfbNRLxcM1XlwIICv5T42Z6Xyu1neXUPzp/2k6UHSKvrOoJR69ssygW8Al62AZsiRD/fDz1IBHmZ8LSTy5mXewJQgO+ijM/gjUkjtwi4HWTZsl9IAeFUCj6orXFfcltb2V4wPCufUS1K+89S9+P9lJTXTiKfsZsKuD8fB2pJi6NW/o/ETR6wHphr0bKyd4kdGeT+blBDB+Dt8ca7exud6p4KoY/RHylvdhjVLWIxcYsr0bSp5HFqeJqpNzYC+5tZ6jBOaxJuVZszmpPo+Mcm8eCcBjFD655bwtGS3B1r7+EBgCXRVPv+c++AMy0biz9mt9Q8+X+4LKwbQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HMsMyrOWfeN7gqnrE0jUZOLiYo7Pv2XkQOK7Hgz6hY0=; b=FgnmoUqsfM5YLsMw6I6Mj1zdZT04hAo2mVZqU3F/Lh0VP4wOpifc3iw53W55aIvxSS1iULgQVAAIKHcvk9MquRDTbbdEKKSprbFRhNyBNNsh2U5ZwVCKVYU4cI7nD6psBHep667/MfD7Cn6arCmdNKLhjvAA5rOiqwM4gKCq9RA= Received: from PAWPR08MB8982.eurprd08.prod.outlook.com (2603:10a6:102:33f::20) by VI1PR08MB5440.eurprd08.prod.outlook.com (2603:10a6:803:134::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.32; Fri, 1 Nov 2024 15:39:58 +0000 Received: from PAWPR08MB8982.eurprd08.prod.outlook.com ([fe80::b366:6358:236e:352d]) by PAWPR08MB8982.eurprd08.prod.outlook.com ([fe80::b366:6358:236e:352d%5]) with mapi id 15.20.8093.027; Fri, 1 Nov 2024 15:39:58 +0000 From: Wilco Dijkstra To: Richard Sandiford CC: GCC Patches , "ktkachov@nvidia.com" , Richard Earnshaw Subject: [PATCH v2] AArch64: Switch off early scheduling Thread-Topic: [PATCH v2] AArch64: Switch off early scheduling Thread-Index: AQHbLHO8lZTM0KiC8EWLXyR9NOtb2A== Date: Fri, 1 Nov 2024 15:39:58 +0000 Message-ID: Accept-Language: en-GB, en-US Content-Language: en-GB X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAWPR08MB8982:EE_|VI1PR08MB5440:EE_|AM3PEPF00009B9D:EE_|DBBPR08MB6026:EE_ X-MS-Office365-Filtering-Correlation-Id: 602ded7e-78b1-4d48-78e0-08dcfa8b79a2 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|376014|366016|38070700018; X-Microsoft-Antispam-Message-Info-Original: =?iso-8859-1?q?dWz3eEsx4JjNGxAL/?= =?iso-8859-1?q?6FrazzzOPFjY6ef+Su6ZxoEiBzi8IBHJkHDyve8ew3lDIbV4qN5AkNN5aZw7?= =?iso-8859-1?q?jPxVNG/5FgPWZG23ESyOHcTZp0sObDp8POTUDkqRRmndM81Ejnx8Xe8iSLlH?= =?iso-8859-1?q?SlbQTq5B+eUjaGhS1c2Vt7/ZFweLuTqLiWqPPTaMf59lbXfA/xgWTT9FDAN/?= =?iso-8859-1?q?SSMOAaof9qXB7/x2CbjsMpiXAlqTbDEpDvBAR00K9hONGxiiINBtPRPjdA2U?= =?iso-8859-1?q?FFA/G/8NF4x/nqrI+gehbb8r9Viltr3SpYsrakZLf4r0098r+maC3dMv/Fv1?= =?iso-8859-1?q?0FVU/yrMplTVo37RiTWXFDxa/NBUmG4Qv0JjEinI7V3humRxETa0uBD8xuvN?= =?iso-8859-1?q?mm21KNTyYl/68jQMnOuNgahBV/PW/RU6tQH7juCqLzf+lzz09xBmTVjqcvd1?= =?iso-8859-1?q?QGwyH3PIIPJQ+aEZEcSfxDZWakvtiJmpJU7E0/SEtoFbIGFglo+afuogByzj?= =?iso-8859-1?q?ffGuh/mQf+xSWkYOq+tXi9pex6Y1cQotZsmR2vj3uJJNZNf0qzGGEfRofZl7?= =?iso-8859-1?q?7ehPtcfbigJfRTvtyPddTuTMBl+tlIcrEmIbZ1qVyKxfj7m6mkZlo+fVPqb+?= =?iso-8859-1?q?9zP4REkjjPo5GNZPzgsMIYCDvV5JH8IzpU+cNoonitUgn+b8IMMdxkqJAL3J?= =?iso-8859-1?q?L7ElFUDCvGqtI6wzaOZov/GT1TIVeRjUQsoCcpk6xzJNMb7BexjxziQ2AEjq?= =?iso-8859-1?q?LkZq0zUOsdNKDTWQQTCeT0MQyb18QLjMCGajknoub8VF60KrBH1KnyG7ROs9?= =?iso-8859-1?q?jxhYjw2vvR/ISGM4LDd6LzREgHNahkpWM74+AfhEUo5/SuPus5zKY6EFeBZF?= =?iso-8859-1?q?t//0cXFZPh+4M063OC+0pkHiAyU5sBYIu/Af3nY+8jw2S8eC1EbozK8sx3di?= =?iso-8859-1?q?wW7XgdFORC+NmBNED2eDkbJWDl8+gocxSjpH1xLT0vV22HFP+fG1mpwLlarP?= =?iso-8859-1?q?x29UC0YPfD/59uSP7IChSqmKwKU1sWKeb+235s1A98B/oliJz/7jgH5MRpcd?= =?iso-8859-1?q?YkkQs31zqTOcQlMm3Mzd3MjuatlSCyYP/8Op8JzQ7wUEPBuuWz1FdkDYFQOi?= =?iso-8859-1?q?ITHJLysMFPaAwgR51Nbd9j8ng0T8PXgSAOsg3qgdeZ31CPBo8XcoXNwE55tc?= =?iso-8859-1?q?OxpW52tiIJIBdDo+J+bDEtTn4WPCskjzSNQdiVqBlfkw1qEk9sN9CeckQ0lb?= =?iso-8859-1?q?9CBzXpa9lUOH5ITsuisAMI1TPrz/973jwREU1dDCNo+qSxbRK4UjDSVwuC0z?= =?iso-8859-1?q?eknRuwC+7TDF3CX1Pu4vYA8j3SujTTZYSOtA+rR+yaqbo1jshCt/2um5Et4v?= =?iso-8859-1?q?QSvzJKZ9A33ZksgIE0rLDkFXd+IMqqQFMZJ92NUfzV5vYkJpXA=3D?= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:PAWPR08MB8982.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(376014)(366016)(38070700018); DIR:OUT; SFP:1101; MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR08MB5440 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:102:33f::20]; domain=PAWPR08MB8982.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM3PEPF00009B9D.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: f7de3c66-b637-4a42-5934-08dcfa8b7136 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|35042699022|1800799024|376014|82310400026; X-Microsoft-Antispam-Message-Info: =?iso-8859-1?q?AVdv+GYUglAEGf0c2saND9L3ax?= =?iso-8859-1?q?V4dQU0akXDiamFqdUZPJpgZxTL2O1iN9Eg2DijZSjZmUGmuHPUlgUfYK09XB?= =?iso-8859-1?q?8FHJakyVQW7c2u+LxB/WAgBx0aSmpLniKvHSwMStl6bfS8VNvjYMJ3ZOnGIw?= =?iso-8859-1?q?GVbkrNLqpOmWMQZF+VgeynF2AlvC7DMu6HlyeGaRPLkKFJi2G1S1R6mQTm0b?= =?iso-8859-1?q?pLAJN/PHTeWCLG+56/GZtag2TdK8LsL2cL1TvwvPyXA3tdE6emOjWej91Tfp?= =?iso-8859-1?q?84xYusmMbuYAsmdlSH2wdYnfvw4TvIh5LBYVZcizxnlqMrUz6BnoNcVj7kev?= =?iso-8859-1?q?aMlfZpZAxM7it8CA7expkiS9eIz0QWuKLkdpSIAnQRVfPOr5A6st6lHymwxt?= =?iso-8859-1?q?XffiyBWeavusOwB2T9iecJzMlHy7R6VnGQdocWAt0U1dEDKxplEyOyhrjN8R?= =?iso-8859-1?q?7b6aOqXC3mfpHvVjm7rgznmd26z7UnuqQi88WtsgJclI5qPtx++izP2YqjCU?= =?iso-8859-1?q?RgxednOKAw7y/FAMY7Us+pXDGHLGwHIIIcTx0GXowcQnkWW8rj//WjBMFkqU?= =?iso-8859-1?q?o0tCeA+xJ6NEc57X71fmzsS7VOVuWqlBQGEmYbBVmauRjf+dSHJl6Db9G5kp?= =?iso-8859-1?q?Tu4Xrtyjm4D3VOPN+nsEajp56zCRpoOUWs8WR9m1PbP+JXTB36SvK2HAM+KX?= =?iso-8859-1?q?fb4Ra9MP9p2qyIYp5vgpErP65VN+H5IV+NdzOazJR9Gxrbe+MYg/JA307u2Z?= =?iso-8859-1?q?2vrXa9QM+6+maCFQGmJ0WgQ9SwHuB46utEGZJf3fFwgCwsdzkcn4F8yHEQDc?= =?iso-8859-1?q?Ef50eqQyvo1IHXOT8KuByGOquLQqFVF+wlAtaQsUmIMmcuCTj6SBL+KV3DHT?= =?iso-8859-1?q?cqH4GqNRv/NCgXtbaS0aiIKC+nWQ2XKDWnvrzKMeiVRT4CL7B9QFhcgWGsEu?= =?iso-8859-1?q?xkEam6zf+tnQSUD5J0fcGmszu1UxXKgpQxVrpamObvUhRN5FgfUkGYJlIr+Q?= =?iso-8859-1?q?3ZEEPkqg3LJr/votNuAKpXBzr31GSO2o99VaBcLmPk+AyWJnnmdi315f3gyt?= =?iso-8859-1?q?KsEIN+vZYkhi+kbwZbv5qXwRGSSk7tGy6+SZeySvvQoNA1FXzMV1/xcxEpMb?= =?iso-8859-1?q?dRZsBXQctfcl9fkGb++lUsGkOsVmdTP4az4NTCP5bvEWbPNI/jc5uUuZ+wut?= =?iso-8859-1?q?7XkxlR9WGwQKRNHZEg+GSSabkbtflro11enicOc+PuojCJPBpBy9OIpO99o+?= =?iso-8859-1?q?x2PbLVzrt5XHOapBeFXmtNQ/Y7YXDL0Dp5i9R7f8/woy8/MoDjmRg453dyVf?= =?iso-8859-1?q?Vxfg1kNk4983uwPeG89Pt8avjj4Dtq+Iw2zVUYCMpXY8gpyiLA4lswaTa6OJ?= =?iso-8859-1?q?55R4SNiE0si8CqkH4vX06XF0VyfjqW7QRZyUfM68w3XNMGP8pe52o5ZACxMq?= =?iso-8859-1?q?qxwJsiyGNbAGiXqDjI+uP/PQ=3D=3D?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230040)(36860700013)(35042699022)(1800799024)(376014)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2024 15:40:12.7075 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 602ded7e-78b1-4d48-78e0-08dcfa8b79a2 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM3PEPF00009B9D.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR08MB6026 X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org v2: split off movsf/df pattern fixes, remove some guality xfails that now pass The early scheduler takes up ~33% of the total build time, however it doesn't provide a meaningful performance gain.  This is partly because modern OoO cores need far less scheduling, partly because the scheduler tends to create many unnecessary spills by increasing register pressure.  Building applications 56% faster is far more useful than ~0.1% improvement on SPEC, so switch off early scheduling on AArch64.  Codesize reduces by ~0.2%. Fix various tests that depend on scheduling by explicitly adding -fschedule-insns. Passes bootstrap & regress, OK for commit? gcc/ChangeLog:        * common/config/aarch64/aarch64-common.cc: Switch off fschedule_insns. gcc/testsuite/ChangeLog:        * testsuite/gcc.dg/guality/pr36728-3.c: Remove XFAIL.        * testsuite/gcc.dg/guality/pr68860-1.c: Likewise.        * testsuite/gcc.dg/guality/pr68860-2.c: Likewise.        * testsuite/gcc.target/aarch64/ldp_aligned.c: Fix test.        * testsuite/gcc.target/aarch64/ldp_always.c: Likewise.        * testsuite/gcc.target/aarch64/ldp_stp_10.c: Add -fschedule-insns.        * testsuite/gcc.target/aarch64/ldp_stp_12.c: Likewise.        * testsuite/gcc.target/aarch64/ldp_stp_13.c: Remove test.        * testsuite/gcc.target/aarch64/ldp_stp_21.c: Add -fschedule-insns.        * testsuite/gcc.target/aarch64/ldp_stp_8.c: Likewise.        * testsuite/gcc.target/aarch64/ldp_vec_v2sf.c: Likewise.        * testsuite/gcc.target/aarch64/ldp_vec_v2si.c: Likewise.        * testsuite/gcc.target/aarch64/test_frame_16.c: Fix test.        * testsuite/gcc.target/aarch64/sve/vcond_12.c: Add -fschedule-insns.        * testsuite/gcc.target/aarch64/sve/acle/general/ldff1_3.c: Likewise. diff --git a/gcc/common/config/aarch64/aarch64-common.cc b/gcc/common/config/aarch64/aarch64-common.cc index 2bfc597e333b6018970a9ee6e370a66b6d0960ef..845747e31e821c2f3970fd39ea70f046eddbe920 100644 --- a/gcc/common/config/aarch64/aarch64-common.cc +++ b/gcc/common/config/aarch64/aarch64-common.cc @@ -54,6 +54,8 @@ static const struct default_options aarch_option_optimization_table[] = { OPT_LEVELS_ALL, OPT_fomit_frame_pointer, NULL, 0 }, /* Enable -fsched-pressure by default when optimizing. */ { OPT_LEVELS_1_PLUS, OPT_fsched_pressure, NULL, 1 }, + /* Disable early scheduling due to high compile-time overheads. */ + { OPT_LEVELS_ALL, OPT_fschedule_insns, NULL, 0 }, /* Enable redundant extension instructions removal at -O2 and higher. */ { OPT_LEVELS_2_PLUS, OPT_free, NULL, 1 }, { OPT_LEVELS_2_PLUS, OPT_mearly_ra_, NULL, AARCH64_EARLY_RA_ALL }, diff --git a/gcc/testsuite/gcc.dg/guality/pr36728-3.c b/gcc/testsuite/gcc.dg/guality/pr36728-3.c index 589009b2e82caaa2b83007439915fbeabc34fab8..4700d50f8bcdeac71d603e5207fd760f7adeaa5d 100644 --- a/gcc/testsuite/gcc.dg/guality/pr36728-3.c +++ b/gcc/testsuite/gcc.dg/guality/pr36728-3.c @@ -30,7 +30,7 @@ foo (int arg1, int arg2, int arg3, int arg4, int arg5, int arg6, int arg7) /* { dg-final { gdb-test 14 "arg5" "5" } } */ /* { dg-final { gdb-test 14 "arg6" "6" } } */ /* { dg-final { gdb-test 14 "arg7" "30" } } */ -/* { dg-final { gdb-test 14 "y" "2" { xfail { aarch64*-*-* && { any-opts "-O3" } } } } } */ +/* { dg-final { gdb-test 14 "y" "2" } } */ /* { dg-final { gdb-test 16 "arg1" "1" { target { ! "s390*-*-*" } } } } */ /* { dg-final { gdb-test 16 "arg2" "2" { target { ! "s390*-*-*" } } } } */ /* { dg-final { gdb-test 16 "arg3" "3" } } */ diff --git a/gcc/testsuite/gcc.dg/guality/pr68860-1.c b/gcc/testsuite/gcc.dg/guality/pr68860-1.c index bbd9d6e60329717db52be60a47de878271734612..8c8d8354587fb8d8ba8d28ae1b28d53ae576a4b2 100644 --- a/gcc/testsuite/gcc.dg/guality/pr68860-1.c +++ b/gcc/testsuite/gcc.dg/guality/pr68860-1.c @@ -31,7 +31,7 @@ foo (int arg1, int arg2, int arg3, int arg4, int arg5, int arg6, int arg7, int a /* { dg-final { gdb-test 14 "arg6" "6" } } */ /* { dg-final { gdb-test 14 "arg7" "30" } } */ /* { dg-final { gdb-test 14 "arg8" "7" } } */ -/* { dg-final { gdb-test 14 "y" "2" { xfail { aarch64*-*-* && { { any-opts "-O2" "-O3" } && { no-opts "-flto" } } } } } } */ +/* { dg-final { gdb-test 14 "y" "2" } } */ /* { dg-final { gdb-test 16 "arg1" "1" { target { ! "s390*-*-*" } } } } */ /* { dg-final { gdb-test 16 "arg2" "2" { target { ! "s390*-*-*" } } } } */ /* { dg-final { gdb-test 16 "arg3" "3" } } */ diff --git a/gcc/testsuite/gcc.dg/guality/pr68860-2.c b/gcc/testsuite/gcc.dg/guality/pr68860-2.c index a18a04e60b29f57882ca3605cf3f3b47db140aa0..070efbcd10ce86d7cc48055da2e10f11fb903e8e 100644 --- a/gcc/testsuite/gcc.dg/guality/pr68860-2.c +++ b/gcc/testsuite/gcc.dg/guality/pr68860-2.c @@ -31,7 +31,7 @@ foo (int arg1, int arg2, int arg3, int arg4, int arg5, int arg6, int arg7, int a /* { dg-final { gdb-test 14 "arg6" "6" } } */ /* { dg-final { gdb-test 14 "arg7" "30" } } */ /* { dg-final { gdb-test 14 "arg8" "7" } } */ -/* { dg-final { gdb-test 14 "y" "2" { xfail { aarch64*-*-* && { any-opts "-O3" } } } } } */ +/* { dg-final { gdb-test 14 "y" "2" } } */ /* { dg-final { gdb-test 16 "arg1" "1" { target { ! "s390*-*-*" } } } } */ /* { dg-final { gdb-test 16 "arg2" "2" { target { ! "s390*-*-*" } } } } */ /* { dg-final { gdb-test 16 "arg3" "3" } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_aligned.c b/gcc/testsuite/gcc.target/aarch64/ldp_aligned.c index 75495d71df28235b2bb2dc634c3e5121d398bac2..8ec2b0392b80d4c0d8b47a512ba291e3bade3be3 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_aligned.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_aligned.c @@ -14,25 +14,11 @@ TYPE ldp_aligned_##TYPE(char* ptr){ \ return a_0 + a_1; \ } -#define LDP_TEST_ADJUST_ALIGNED(TYPE) \ -TYPE ldp_aligned_adjust_##TYPE(char* ptr){ \ - TYPE a_0, a_1, a_2, a_3, a_4; \ - TYPE *arr = (TYPE*) ((uintptr_t)ptr & ~(2 * 8 * _Alignof(TYPE) - 1)); \ - a_0 = arr[100]; \ - a_1 = arr[101]; \ - a_2 = arr[102]; \ - a_3 = arr[103]; \ - a_4 = arr[110]; \ - return a_0 + a_1 + a_2 + a_3 + a_4; \ -} - LDP_TEST_ALIGNED(int32_t); LDP_TEST_ALIGNED(int64_t); LDP_TEST_ALIGNED(v4si); -LDP_TEST_ADJUST_ALIGNED(int32_t); -LDP_TEST_ADJUST_ALIGNED(int64_t); -/* { dg-final { scan-assembler-times "ldp\tw\[0-9\]+, w\[0-9\]" 3 } } */ -/* { dg-final { scan-assembler-times "ldp\tx\[0-9\]+, x\[0-9\]" 3 } } */ +/* { dg-final { scan-assembler-times "ldp\tw\[0-9\]+, w\[0-9\]" 1 } } */ +/* { dg-final { scan-assembler-times "ldp\tx\[0-9\]+, x\[0-9\]" 1 } } */ /* { dg-final { scan-assembler-times "ldp\tq\[0-9\]+, q\[0-9\]" 1 } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_always.c b/gcc/testsuite/gcc.target/aarch64/ldp_always.c index 9cada57db8947e8ace4ad0bdacc14c80ee0fe9b5..5ffb98a886ecb659bb5c7a5e7ef013cacd14ffb7 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_always.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_always.c @@ -24,43 +24,14 @@ TYPE ldp_unaligned_##TYPE(char* ptr){ \ return a_0 + a_1; \ } -#define LDP_TEST_ADJUST_ALIGNED(TYPE) \ -TYPE ldp_aligned_adjust_##TYPE(char* ptr){ \ - TYPE a_0, a_1, a_2, a_3, a_4; \ - TYPE *arr = (TYPE*) ((uintptr_t)ptr & ~(2 * 8 * _Alignof(TYPE) - 1)); \ - a_0 = arr[100]; \ - a_1 = arr[101]; \ - a_2 = arr[102]; \ - a_3 = arr[103]; \ - a_4 = arr[110]; \ - return a_0 + a_1 + a_2 + a_3 + a_4; \ -} - -#define LDP_TEST_ADJUST_UNALIGNED(TYPE) \ -TYPE ldp_unaligned_adjust_##TYPE(char* ptr){ \ - TYPE a_0, a_1, a_2, a_3, a_4; \ - TYPE *arr = (TYPE*) ((uintptr_t)ptr & ~(2 * 8 * _Alignof(TYPE) - 1)); \ - TYPE *a = arr+1; \ - a_0 = a[100]; \ - a_1 = a[101]; \ - a_2 = a[102]; \ - a_3 = a[103]; \ - a_4 = a[110]; \ - return a_0 + a_1 + a_2 + a_3 + a_4; \ -} - LDP_TEST_ALIGNED(int32_t); LDP_TEST_ALIGNED(int64_t); LDP_TEST_ALIGNED(v4si); LDP_TEST_UNALIGNED(int32_t); LDP_TEST_UNALIGNED(int64_t); LDP_TEST_UNALIGNED(v4si); -LDP_TEST_ADJUST_ALIGNED(int32_t); -LDP_TEST_ADJUST_ALIGNED(int64_t); -LDP_TEST_ADJUST_UNALIGNED(int32_t); -LDP_TEST_ADJUST_UNALIGNED(int64_t); -/* { dg-final { scan-assembler-times "ldp\tw\[0-9\]+, w\[0-9\]" 6 } } */ -/* { dg-final { scan-assembler-times "ldp\tx\[0-9\]+, x\[0-9\]" 6 } } */ +/* { dg-final { scan-assembler-times "ldp\tw\[0-9\]+, w\[0-9\]" 2 } } */ +/* { dg-final { scan-assembler-times "ldp\tx\[0-9\]+, x\[0-9\]" 2 } } */ /* { dg-final { scan-assembler-times "ldp\tq\[0-9\]+, q\[0-9\]" 2 } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_stp_10.c b/gcc/testsuite/gcc.target/aarch64/ldp_stp_10.c index 31f392901d2ca9e9e31cb20735fdf86eb040ee88..ac4828af76175388aa0112458476b02064c4e8fc 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_stp_10.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_stp_10.c @@ -1,4 +1,4 @@ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ int load (int *arr) diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_stp_12.c b/gcc/testsuite/gcc.target/aarch64/ldp_stp_12.c index 718e82b53f0ccfd09a19afa26ebdb88654359e33..495e199270a60f797a8de21bbe6b8a771f927f23 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_stp_12.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_stp_12.c @@ -1,4 +1,4 @@ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ void store_offset (int *array, int x, int y) diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_stp_13.c b/gcc/testsuite/gcc.target/aarch64/ldp_stp_13.c deleted file mode 100644 index 9cc3942f153773e8ffe9bcaf07f6b32dc0d5f95e..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/ldp_stp_13.c +++ /dev/null @@ -1,18 +0,0 @@ -/* { dg-do compile } */ -/* { dg-options "-O2 -mabi=ilp32" } */ - -long long -load_long (long long int *arr) -{ - return arr[400] << 1 + arr[401] << 1 + arr[403] << 1 + arr[404] << 1; -} - -/* { dg-final { scan-assembler-times "ldp\tx\[0-9\]+, x\[0-9\]+, " 2 } } */ - -int -load (int *arr) -{ - return arr[527] << 1 + arr[400] << 1 + arr[401] << 1 + arr[528] << 1; -} - -/* { dg-final { scan-assembler-times "ldp\tw\[0-9\]+, w\[0-9\]+, " 2 } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_stp_21.c b/gcc/testsuite/gcc.target/aarch64/ldp_stp_21.c index d54c322ce860688de734721718a9c57185d4be63..ac7bc164840ddff765fe599c525aa1d62f217401 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_stp_21.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_stp_21.c @@ -1,4 +1,4 @@ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ #pragma GCC target "+nosimd+fp" diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_stp_8.c b/gcc/testsuite/gcc.target/aarch64/ldp_stp_8.c index b25678323b85046d4a320d534be24aee429274b8..2adf151491b76fbdae8382852feefd810ab3611a 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_stp_8.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_stp_8.c @@ -1,4 +1,4 @@ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ typedef float __attribute__ ((vector_size (8))) fvec; typedef int __attribute__ ((vector_size (8))) ivec; diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2sf.c b/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2sf.c index fbdae1c6cff1aef40db644361381ce511f0be64a..7a87fe7dd0a4715230733e25acd791dcd082f360 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2sf.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2sf.c @@ -1,5 +1,5 @@ /* { dg-do compile } */ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ typedef float __attribute__((vector_size(8))) vec; diff --git a/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2si.c b/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2si.c index 7714cd6cd9e8fa7dc1febf484d6726d44c246408..068f53e28ce5c5d1e60105a7c2b4001fa96f5153 100644 --- a/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2si.c +++ b/gcc/testsuite/gcc.target/aarch64/ldp_vec_v2si.c @@ -1,5 +1,5 @@ /* { dg-do compile } */ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ typedef int __attribute__((vector_size(8))) vec; diff --git a/gcc/testsuite/gcc.target/aarch64/sve/acle/general/ldff1_3.c b/gcc/testsuite/gcc.target/aarch64/sve/acle/general/ldff1_3.c index 41ad0bcea00f287757dd510b21915decafbc48c1..14eacce09c0585ec2132cd5dd185626e051ca588 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/acle/general/ldff1_3.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/acle/general/ldff1_3.c @@ -1,5 +1,5 @@ /* { dg-do compile } */ -/* { dg-options "-O2" } */ +/* { dg-options "-O2 -fschedule-insns" } */ #include diff --git a/gcc/testsuite/gcc.target/aarch64/sve/vcond_12.c b/gcc/testsuite/gcc.target/aarch64/sve/vcond_12.c index de650bf39e27b5cdb0f06d04b5d7948b3cc94a54..59dcc0abecf57455bb43ba47a65a2bfd3eae1929 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/vcond_12.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/vcond_12.c @@ -1,5 +1,5 @@ /* { dg-do compile } */ -/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */ +/* { dg-options "-O2 -ftree-vectorize -ffast-math -fschedule-insns" } */ #include diff --git a/gcc/testsuite/gcc.target/aarch64/test_frame_16.c b/gcc/testsuite/gcc.target/aarch64/test_frame_16.c index 28f3826adadd5eaa6486659e4d6b6d7c5960b9d2..0f67458f71856afc54741960e0ac045ad5447395 100644 --- a/gcc/testsuite/gcc.target/aarch64/test_frame_16.c +++ b/gcc/testsuite/gcc.target/aarch64/test_frame_16.c @@ -17,7 +17,7 @@ double vararg_outgoing (int x1, ...) double a1 = x1, a2 = x1 * 2, a3 = x1 * 3, a4 = x1 * 4, a5 = x1 * 5, a6 = x1 * 6; __builtin_va_list vl; __builtin_va_start (vl, x1); - outgoing (vl, a1, a2, a3, a4, a5, a6, REP64 (1)); + outgoing (vl, a1, a2, a3, a4, a5, a6, REP64 (1), REP8 (1)); __builtin_va_end (vl); return a1 + a2 + a3 + a4 + a5 + a6; }