From patchwork Wed Sep 11 07:00:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 1983719 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.a=rsa-sha256 header.s=selector1-NXP1-onmicrosoft-com header.b=VAlazYil; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:4601:e00::3; helo=am.mirrors.kernel.org; envelope-from=linux-rtc+bounces-1928-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4X3WgZ0MQDz1y21 for ; Wed, 11 Sep 2024 17:00:58 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id DC1B21F27680 for ; Wed, 11 Sep 2024 07:00:54 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id AB2AA13A86C; Wed, 11 Sep 2024 07:00:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="VAlazYil" X-Original-To: linux-rtc@vger.kernel.org Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2060.outbound.protection.outlook.com [40.107.105.60]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7FEB37BAEC; Wed, 11 Sep 2024 07:00:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.105.60 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038044; cv=fail; b=fIGpISVI1ptmttIiRI6XrftXIl+b00GPeWppqd6W7Innw4sDX408EOmFNQG4r/+btHqlSvUoxkXID35NWIbcTzCdK9hxuz3y6DChDOvtVH7WOuFIOtMEv7NFdwAY6wyEP+HxenljqPGIqlT5AaaHpfH1KED3adGmTJwoMpCNPII= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038044; c=relaxed/simple; bh=fWWrMDP1uAmFEszj1LKtpNXRy7xmSTDEU+SOeMfvx+g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=CcKXUGBJBDKZkFyCgohk5ktQ8TyJepZM+yr5yDP+JrJyw8L1W/w0ms4QkpDuOs3t5E8grTQwBL4JXr/CTY0RS4i0DEQLXU7ek1LfNmkicvtaD7rn4Dhf6gWvn3XHkcRcsmiuQjTDbVd09rJmDi1KeAY42abvZrfjctA5Y03w9tA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=VAlazYil; arc=fail smtp.client-ip=40.107.105.60 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=O4tUqV+2r3GjBIG+MvC/e5blZbp5Wp6mqhpPf7KSWlnViN7hdedDk03qJMMYpYNX17+1+oJGeoGfDm0Wpd6LgFaPdElM/AGesFeWZvE2pjuQimtLKhFT3ctAUEcxEvo/hAsze3v7a2ZPfFTgEC/v731V/yYdJ87IZFEI6ZAtAY331gDqImQqTyNoAffqhFxLBPiDrGbLqdX3UBoEU7Wy7LBlaZKXena1RONWpEMn08B2j7VTXYXivklEv8f/n8ACe2k+Fyuo71g3P0UZpyv12K1N0/tHWlwPXshchGjuxdDvaO553nPWCHMrvW75C9THBnJz6jKX26OSEK15w31RQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2hsHTznEW7ngD/Pp6pcAyuu5w3h1g4FRD2BWlGhYwS4=; b=bZvr2qr5nGA3Ld/qadMCxlsVa9UY+x2YT4GUVX1FHxQZDqHJPvuaqC8Egt/RKm5b3oB3Ddgdb0OKKkInceLDVH9BBIDvYcfC4XsvQqZkh0c/uLSXyJNfqgRzsiI59h/tRVXjRvhSHRZyjIxYACx2iakU55TOZ5IHYrFmehEG/BRgyl3T4LlWrx90OHm7CL5tP+dOrIE7cqCl/OVvu4XUPozidUMk2woZRYHk0hvoeYWWeGTVGIGr7dI6yagrs3RQEwhTpLxTjoLyuKWLC/shrpLV2asdyQ5l5RxymO3holOUjKQvw/kwqv7uDfOQwCzFW27z+Ld7BVxlpil1+o5p7w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=2hsHTznEW7ngD/Pp6pcAyuu5w3h1g4FRD2BWlGhYwS4=; b=VAlazYil9b4EmimCdxSFpZSdwm7yd1LjpHRhuMslrJnMjtd3jvk08Ncl3UQiwMoWSQn3zvz1eDDuv9Ioi5H7RcouGpKyUQ8bdNVnSJc0jZJ/v4gsBLqoL1F/Lz85VMUnn1OpcH9JaAaZMB6QCprNUlEEvgIpJ66gVYMy1xfYslUEUTiRO1kVm8id82slJ0MTBizFqwEFVYXCZWR3PKMCTQLmRNgM/p2WtGiFEASJG9jCsmn86mMQEuvdnWFxYhxDiORcUf81gKuodJBJsGxRgQhKw15w95JhORlZ14PB2Cfxm5/f2KDHRdTxoIsywKbuadDR12NXoFreA2IVOCmbwA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS4PR04MB9507.eurprd04.prod.outlook.com (2603:10a6:20b:4ca::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7962.17; Wed, 11 Sep 2024 07:00:37 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%7]) with mapi id 15.20.7939.022; Wed, 11 Sep 2024 07:00:37 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Ciprian Marian Costea , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH 1/4] dt-bindings: rtc: add schema for NXP S32G2/S32G3 SoCs Date: Wed, 11 Sep 2024 10:00:25 +0300 Message-ID: <20240911070028.127659-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> References: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM0PR02CA0126.eurprd02.prod.outlook.com (2603:10a6:20b:28c::23) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-rtc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS4PR04MB9507:EE_ X-MS-Office365-Filtering-Correlation-Id: b140c6a8-db97-43f3-0a48-08dcd22f6ff6 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?CyXs4RuqzUFfyJGmAt4PY2NUeKgWyMj?= =?utf-8?q?tamXdDF0eJwHLDI1S41dmRcT+iMJJ/WN1QN2uo+40Oqy3V3Mhk9wu6LkBePtxGYk0?= =?utf-8?q?0G70/B+Rex6V5fhHARk8Jz4SVbWZoiYdRKRGRCsFoVF19DW47BPrSXhbO7mA3GIIc?= =?utf-8?q?I/BIx1XZ6sGoxL3WLLqu8Gpe7zYlVTMnAx6jokGqyg5j9f5tjbXlhLK3qZZ4KyvJe?= =?utf-8?q?EJbKHcDrLyEfiQSBFYAp99dcsPZjruHq0tn7uB67bNZHrt4QA5+I858C3qaKDMsO+?= =?utf-8?q?oTdvfDGb9YRIFwOrj4Ln3AMWVfzmyCkfQHSalbbWzWJDjWYRreYDWiF/+QL1tdCp1?= =?utf-8?q?4gXRres9spizNj6oobmxzA7e7wqTIulYRkRzdyvw94DqJe6i+dkGu/8o9P1gp7koc?= =?utf-8?q?nt2w7b4sU35mknc9WIw4eX9H1Y9WVhuFyBko9R9XPqYJHNah4TvUoLw9MkakNBmMi?= =?utf-8?q?0XZIEtV1qyiRs9MANY5zmuJ347q5sjgf+OK8Kj+WKw9RolL/Mg5N3RM7HmTZVCE3d?= =?utf-8?q?1KbCKD6jCOBueGuXtgUInyH+MnfJ0xk5p89UGHeuKj9lt58eKKn/RcsylhoF/XK+9?= =?utf-8?q?OxW2mHLNvChOwAnBr9pg/4B2zd5jwfICRmQwGCmK61WNdfZZz5sY1ttnxq1ZoexBf?= =?utf-8?q?jmAzTRrE8eks5OGEPXXVqQD0zFOimHyRg5DLDkdxBXFiexk4JKSLRUugLTh+k3+UC?= =?utf-8?q?1Mbe9xs657n5fBTUDMSVBaaGMgtRO1/TBxpWCnO+M5Tt+nsLFmcjrkNHs4IgMkYSY?= =?utf-8?q?cZVCehMV2MldRw/bQRcm1On/O7g43vfZXvDtl44Pw7IMHhV3JYa8oaMDpVbsUPTmD?= =?utf-8?q?VAS+z6XytBbZTda3SVB6PNecZkgLruMG6y0dEiVDTuIbXEMBI6eFIBTHcrIkoEarl?= =?utf-8?q?I06kU3cb7df6KC/LEeiByjxvZchiX//zq8k7k1fNei+X4cxCkygxZP1ls3Qte0kg6?= =?utf-8?q?cGC4rZBGp7g1mugf44NpsSjgyVhKblC5jTcwWV5OEmYtla3JUcVKqOFPD9AUJSWXB?= =?utf-8?q?fLetkU/qvhCYdjqRpSGAtF4OqCwAZwuHywvvv5gONqH+WOQUOiftw4J+BhAbGhPGl?= =?utf-8?q?8SAJJIExO7OaRyRuHHtO2ko2rxbMH8TGmd61JVDf7npJYnsiRS24v1pbBy56QSvnp?= =?utf-8?q?44tZQnu5qgiLDYQoPW1GRTZ0QHj1UPpyMZ0Ny5f6wHHdwkqWJBusAnf87R7Z0Tcsn?= =?utf-8?q?QRaB8boEQ12zwE+/EiQKOynGhGWvPk/WvHU3/G5M1dGzYBEptJst9YQgc=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?ModDXRxcvG02o7UgcCqyNPp/TdiS?= =?utf-8?q?FzN+B79bzWb7mbe3ztiHZDkBrONe4ZPzNUXmA4a1lyr6O0X9mmxCxCh8/OrFBGHfR?= =?utf-8?q?ZD1rzgOjwr6VyJqm4P14GDAaSPcYtSgjlGQF5ehq7hct8EZx0HCAX5sVC5XsNC/iI?= =?utf-8?q?aHou+D6nFyHqQHEPr7T0y2XEGnfmob++lOCy3CnOZrBlBjxztLsARRQc0j0TQrsdl?= =?utf-8?q?XLCCMc3IgKjwO+Yx3cJRii5+xqPTs1PANSoilzuXXMoMIGVXz1O/Hf+Pl5jwARPZz?= =?utf-8?q?fIHWwa9B72CYgDcbJ5AIe6mUHNnYJoNQmKUy7zXyGnmI7YyEOeS+Yq0GnjLmwkKLF?= =?utf-8?q?gg/2OMZA0QMp586+ceKZQT+jZhL/kSBQ/Aucg1hDprf+SZobJKNYKv/y/V7G1a7vz?= =?utf-8?q?kG04g2JjyjIByYs3pPYlHX2KdGFqzOt0EDrtuZltrk4cd6WtZzTHo2W0ZuACftezy?= =?utf-8?q?y9vMMs57+EDOayoeUChgP1sBdHJBcwUMsy/xFxydH21rM981Al3Q7/dqITNJ37T4D?= =?utf-8?q?evK071qsBr1yO5YEUqYuJ16CrvqFsBRJsLoxCW/o1Cx3++q5Sj0Ld9wwYq1IFEie6?= =?utf-8?q?NjsfdX6dnsCW+UXUlbd7Yia7Ne0CiD+vYNMdhiXDN9nobh3qljZ0mSPje4fcY40hU?= =?utf-8?q?M2HK006tf3vXh8fBqpiO2ZW99YOKsnEJ4zWVp+fkLPdCIOWWpdpDfutptlRX/vfYs?= =?utf-8?q?uzbtOldXaGW343pBmJSSf5xFW24xzsy362qFHJL4t25dHrfyAzxlZd0PoCcn3LBfC?= =?utf-8?q?9epBmzdSwm5fh2Eyjf8zhlB26NcDHdZt5TXjJRzr1M+DhqdxkAvzll1kTm3XjLm55?= =?utf-8?q?R6h4xsYqMiMl0fU/WeHNYUpQe+8bPiLLWf4zIe0KeI34LhQn+ytKyzY+DqUe5LvCt?= =?utf-8?q?CDZEaQhyEyMQO7NUOmESdE3u1A/ps6a7l1HO3u4nsjor2q40XoUayU/RvjbvoOiwl?= =?utf-8?q?qVNbLeNgkDtKTiT68uREmj2YfTqqJt/xfLFqPnsGsnBmDXnMPY3l+ZLVI7d1GDYN8?= =?utf-8?q?yIiRaeiBfeZhv9MvXWeQgNzBi43zgJ35S6emKBw+YtL3eStSlcPcQZKHWujYJ012T?= =?utf-8?q?ejDlY3PA0QvGuVm4vgjwe4lj8U/dpczc6MXTxNqZv/A72kMwpceWXWchHqb4tWK5e?= =?utf-8?q?w0ZWrsGnOjsJA/IwgS6qIAL/e4nH4U+GZ4MsVw6LyKz0uZ9CNdnPBarS/wulTotSk?= =?utf-8?q?Lig8oGDFK8lXEMjFgQNJuwjcJi9QC225LDbodsDv1lNodTLmQhoIHG0c3uQMa2Grl?= =?utf-8?q?cPiK9nEWxM+bsZdRND+mTtPbR5C4vB1rNoofcK67nCc6vKZL5PPuox4ZwAs4pHGlJ?= =?utf-8?q?iZ1eBfNCxYP0J07aR8FctXOTh853QneTF6a8ksaYsaBtLQReK8zhqrRbe+sPEvShy?= =?utf-8?q?o7urEA6Ub875VTNM/z3dmloGtS/5uiyPjz+VFgXy2Op7nFMyb3L7+pSqDz6jT64Jl?= =?utf-8?q?9iG0s5LGYxY6RLmnS9DmnU5ZkEuXTTL1H0LNmtiSC5nsoD8xo+t4ScS66T8QYqYLV?= =?utf-8?q?sCQeUo8m8fdYYi8EnuVg3zUDMnL1w5DPkg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: b140c6a8-db97-43f3-0a48-08dcd22f6ff6 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Sep 2024 07:00:36.8303 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: K4HwW5lEw5Rr8r6Dqhz1UVnQzPPMfZQgHgwMhU6/7H4PLrK0Poq1kadpsuDolSJzoVmlqUW3lda2oK+NyeHvjuc0jNnHdHVFNXs7A1uFKXg= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR04MB9507 From: Ciprian Marian Costea This patch adds the dt-bindings for NXP S32G2/S32G3 SoCs RTC driver. Signed-off-by: Bogdan-Gabriel Roman Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- .../devicetree/bindings/rtc/nxp,s32g-rtc.yaml | 79 +++++++++++++++++++ 1 file changed, 79 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml new file mode 100644 index 000000000000..8f78bce6470a --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml @@ -0,0 +1,79 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/nxp,s32g-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2/S32G3 Real Time Clock (RTC) + +maintainers: + - Bogdan Hamciuc + - Ciprian Marian Costea + +properties: + compatible: + const: nxp,s32g-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + nxp,clksel: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + Input clock selector. Choose between 0-SIRC and 2-FIRC. + The reason for these IDs not being consecutive is because + they are hardware coupled. + enum: + - 0 # SIRC + - 2 # FIRC + + nxp,dividers: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: + An array of two u32 elements, the former encoding DIV512, + the latter encoding DIV32. These are dividers that can be enabled + individually, or cascaded. Use 0 to disable the respective divider, + and 1 to enable it. + items: + - description: div512 + - description: div32 + + clocks: + maxItems: 3 + + clock-names: + items: + - const: ipg + - const: sirc + - const: firc + +required: + - clock-names + - clocks + - compatible + - interrupts + - nxp,clksel + - nxp,dividers + - reg + +additionalProperties: false + +examples: + - | + #include + #include + + rtc0: rtc@40060000 { + compatible = "nxp,s32g-rtc"; + reg = <0x40060000 0x1000>; + interrupts = ; + clocks = <&clks 54>, + <&clks 55>, + <&clks 56>; + clock-names = "ipg", "sirc", "firc"; + nxp,clksel = <2>; + nxp,dividers = <1 0>; + }; From patchwork Wed Sep 11 07:00:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 1983720 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.a=rsa-sha256 header.s=selector1-NXP1-onmicrosoft-com header.b=ivgmpW8t; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:45d1:ec00::1; helo=ny.mirrors.kernel.org; envelope-from=linux-rtc+bounces-1929-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [IPv6:2604:1380:45d1:ec00::1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4X3Wgq5HKHz1y21 for ; Wed, 11 Sep 2024 17:01:11 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 2E88C1C21C10 for ; Wed, 11 Sep 2024 07:01:09 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 7BCB513C3F9; Wed, 11 Sep 2024 07:00:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="ivgmpW8t" X-Original-To: linux-rtc@vger.kernel.org Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2060.outbound.protection.outlook.com [40.107.105.60]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9B8D13AA3F; Wed, 11 Sep 2024 07:00:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.105.60 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038047; cv=fail; b=jk6tGRFH8NvzpA/lJC4Af0l0yyqUb17kovSESUkbCKnDON198nJEPKC8NaR382RnerrRAl3MVe9NTHTzZu0L+cAxRKH/Kk8PDIcuEE5ggFvgn90ceR8y4FWY8l0Zl3K+dguUszbHDuRYe1edMaswLycS2AHNd0hU8+jpmTs9KPE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038047; c=relaxed/simple; bh=n+BH1dz6Ru0K2IYaN3Qdw0sEu5nqFFBXq75jET1wem8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=gSdD1YBv2jE+1YC54ijeTdMutGYa/VeXX5iEmwHZM2OnEzbv7XtQYDLL8GX7nFrPlB9BtiJ0spng6nchRM++AMzKJ1JutsZXE5hqMNuN47Y9gVioasmx4xkoYnyxdsf1D/jXfwenfDaFtUer/CSLQAydR6J/QA44IHigr13XP3A= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=ivgmpW8t; arc=fail smtp.client-ip=40.107.105.60 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=QVwUQ5gAn+zZDmyMkgmYEfzfQx7wuaZtybNFNUQz14d/W9x4hgVNDa16Yr9y9jcBpsqxtjtuo8DY7PqkvMiW6MHeqNOOH1i54gyMJ1yhmw1uBCTqwEyQvVJrFtGrLnmn/WwrFtrYFs1B41AEXKghW5zhbDn6vTlxaBRZ7xwHv8QtC3PmFJ7g/uyFt3eVoM3sQtmmxzuZ1wxs1kqvBzvVeAlKmhbYAH7QjH7/r4GRofsKUwzNY40ij7gKkkZkmToir/9ZF2pPvAnl+/NesBYrjSJwySDVZ4r02llQ4PmcfcLGdHMdUtqOaAetWh957rM5tKmawtx65YnDtaBn839J3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NLDjVZYuc+vDait61JE/NxDy77AT/IWt/g4VFQffAzI=; b=ESY7Wfp5jKQfNtAhV3rAOLPZmWv75mjjmp/l6D9LFwD4a2b0vBOCW1498jGjxrvchx+u9PPieHviPb8/RuOXyk1ZTNwhdmVCUzEf6agaNHo1ZGrMxwzIkMr/riWR4nQ1xe/wqwnB8+Wkeuc/wZRDZ2HMN+6z9cZ8RV/B9MOWfgGCbG4Ij8LoNp3kjt+LAoWVca1cY9EisdTyMIqITArlFeU+5qIvBadScRgVrOYGECdHyRzksv+s9yI3g/wiRY47szWpJPGipw8WU+kO/jVKfykvR5rnfTDesNjiuTBPMwjACR9/wsjN30EYZ69tzpls4i9JnIMd8dEd7Tj8qvna4g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NLDjVZYuc+vDait61JE/NxDy77AT/IWt/g4VFQffAzI=; b=ivgmpW8tJEZpsy/tF7DJqKONP1vBwBqdoy5lhrk8WCZ0vPKqmexX1pwrNkYA9guKNj4EwToH3WssGQPhbJrnEp3yY+cOAzltA/caZqDMbf/On/cKk1hoJhMQm+LcrCbf1PWENtyj0AiVjLM4SFLzVnhHO9bUPxVAQ6TjdQ9qWtofb+Aj7UU4gNJx24aiDmmToGA4WKVLolG87i0RGht7JxUwbeFIBDmNDul3nkcGV8shacxIdq9GykHHuUu+3ukNqB2RTAMr7Xf8yFtPJS9qa3b0Tb/FO3agJXWmJLUlA6xfzljoaJSc/IoFb1exQ5rywnTx8jG0a6WX8eCi/tADiw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS4PR04MB9507.eurprd04.prod.outlook.com (2603:10a6:20b:4ca::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7962.17; Wed, 11 Sep 2024 07:00:40 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%7]) with mapi id 15.20.7939.022; Wed, 11 Sep 2024 07:00:39 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Ciprian Marian Costea , Bogdan Hamciuc , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Wed, 11 Sep 2024 10:00:26 +0300 Message-ID: <20240911070028.127659-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> References: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM0PR02CA0127.eurprd02.prod.outlook.com (2603:10a6:20b:28c::24) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-rtc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS4PR04MB9507:EE_ X-MS-Office365-Filtering-Correlation-Id: 198a16e7-2c9a-42ae-5056-08dcd22f71d3 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?rqJbyMfvTtTo7t30qJDpHJODlPMOWVR?= =?utf-8?q?c/8x4LTr0/KDV3Yg4yVTLJi/xfvN3DS1uwNoyVfb8VqrKINptAVv9eqDQAa82rIiz?= =?utf-8?q?ngW7D0oCfFjnbPLnAL4goXnSOhMYwy8JO3XFzJXFIOwdfoes/0D6cM+nZxHyV7t52?= =?utf-8?q?pnOlxbH40LIaF/cEyzg96Juyc0qlGyMUSxJgQW/Eyd0JnIgaREELAQqrSG4va3SYL?= =?utf-8?q?bawo6WbSEmcntlNOsn3N45B95uGGkK4eDctuyhsAK2acWGTYB1CMU8rYUofX5uwvy?= =?utf-8?q?yqUN05lor7Xz5M7u8uN0WeNoZY8FAT6jHtwBrJW2qE/zMs9AClwVIQalhHrsQuz4N?= =?utf-8?q?vStUmHydmIWghhD6S9UPy6MM7iqrt84vK0GJWygDQpIt3a/EHM1/lxc0MuIrb+gdO?= =?utf-8?q?W2mt6Q+5j47hqAEOZC13aMEk0fzJgL2fzuQzouTfBvSHXYKTCKpvxvcRkdnoYsqK+?= =?utf-8?q?t7DPPVUztBr+2pRWazZ2QtJeI9rO4TUskFeZ9XKKBJopYL1Y920S6/jijwFOjk8SW?= =?utf-8?q?ERkd5rDkZozLFMtb41j/99Hcduzk+u6Eq+IFIWlIOcNsub0YPo6zHJcQUZkrj2TFf?= =?utf-8?q?J9lTO5vS0jxum1a6c+DljbmVinwOqdxeT0z2SBHlu0V6NbIzw363YtZe9CY9oM9b2?= =?utf-8?q?+AtSZFmJZp+YjaGHwFjp6ZnsaPXWaoVI53532f8XxFd33cRMrnOF7XAl1DQYPQKgk?= =?utf-8?q?rO8SXmT4luBLhA72GrFQ3XC804AqTiieBq/XPS0Dl2LIAi2n9SMHHZTNVvWtxDwlj?= =?utf-8?q?wmt+ghbfJ6JAHHPzFTsLrSE/Ff2x50fb1wb62mqH+XsEPlF8JCa8jp3QNGPTaaOkf?= =?utf-8?q?GUHTPRzpXitPi8/lDMDOywsW/KFo66irBlJygWBi4DqY4p1z4EA/s+gi+TunTHwnN?= =?utf-8?q?pcSK0rwMc712NxpoDTVHxnFiJFJeYkK5+BwOv95caL9wxKSfTx2Jnod8pJ7BEtwhn?= =?utf-8?q?Ug/IUmf2PQOZCqU0Qtc5Z871n3WjvT0eUQRECt3wImIUo1pezGZfjKXJxVdXUvRIS?= =?utf-8?q?g1n9IAmwUHwDK442R/zybBjG8Dh7frCPJLfr4KCrDUK8szA1rkXkGjthKZ87mZQjz?= =?utf-8?q?NmCIJjpHQNbVwV2Kt7lulLVCnbbayWPui2hTNCBkVTItmFPIZDIhRKbBGU47Ggdsc?= =?utf-8?q?7gDlye/stkUAVcYCo3Im1Nu6L7KbTdRuNYhjw3kOVP2yPH3aOSDQUXjag9NG88vBe?= =?utf-8?q?CeZWYl0O35RpOFYarweoGgm81HnbgPTHcp39Oo8lD809EjrP7R8vuMFwbpTDB6uQI?= =?utf-8?q?vRzbaJROC+/cU9NCj6VMuWywvjwurLgsSVQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?/Is3zwMZMq4w8Q4lyH6jwQPAz4Lj?= =?utf-8?q?ipBVkiQ0HgY9PXM0tiDtLEK3CPHshYk7FvvkIiKHjGf484+UbOxsRzVZayprXw3+0?= =?utf-8?q?7VeAoORXDr8ZMM0efx06kidBjlcvagSYAQfxfAicxXp0YvJ02u0iUNSCh7oqB0rqt?= =?utf-8?q?SjUAWBnrRo3PpSPPPZJ4lC/v6APiX0u+xd05X68nWfu8kKpWbvarAW9flUezRFoWc?= =?utf-8?q?zCFgCq3HGxOBOz6eE4XlIoBkXwHtNHZKpzq/ub4xqNEkUeXJv3x+6mzC6y8WUAPQd?= =?utf-8?q?a6tr3IUHRGvi0RelvneGuWt8eTCKFYi3PAA8sbqYzx3UJRli8kGVaV48/lek0FQ5s?= =?utf-8?q?FMjZlC1zM+HGRt5VuQ4IsFRW7Xs+tDt28uAwh08hjVKphbB8MSDaw+AI5dia2zS8u?= =?utf-8?q?RjKGMprtDm9RLH5qosATi6chTvt3ftc5y/T+/oj+k8KSWtPceNbhQ58qcH5RUA2B7?= =?utf-8?q?83e7C0opKtCmEKreawj3Fq1RlT6IJjCG/W/W/jrJZE9KkUdWy+f17RHsok9XceMnn?= =?utf-8?q?BIEg0jJpeAXtiw61sUuFtBC6sKFTEJWwMLX0h8+6D9WFEOHa4hA5KwiZSygHvlzPR?= =?utf-8?q?UP6IC7KdCo35tEZz5BnKdTnpee6FOk0GiqgIQeFITi+6vAVVrKJukzMfvbxYYhIhq?= =?utf-8?q?b8k91IlIgaAnw+/r85gRyBVtMgZBkGQZQvzENmpfvEmiOmZFvHwhY1Su1FkuDHa3k?= =?utf-8?q?qK6l47OQYB6ciiCZ1sDGCACmvMSHX7lU8Lfs7JGcq8ph9n4CNjbRyn/0Zqp74OJkF?= =?utf-8?q?1D+pRADQ8nEixQsDXNcl/GAp5wBT43BJgsE35rYx+3rTVsBTTi85rWIQuRLitZWLS?= =?utf-8?q?rZRG9iXC67Yo41LugKckhJtIYyf4W8AW8TmUbdCA7W6xcLlBpSBDP0NLdLM/AIBkY?= =?utf-8?q?dazYM2yJbOTLDXdy7zxzhFId9epNzIy5TAzfwBAUxGx6pE8njc3UYnhGgJTg/aat6?= =?utf-8?q?jbCvj4eYAM9Xo4yeikh9j8D3rX42MBL/Vxl876TTj/r5gLs22C64i7OJFAZFEYBwc?= =?utf-8?q?61k+4eWaJKSOS027jINyvivpKCD78HxZYTxp960NbAWdUtfaIfsNO11J2CWG2iBzT?= =?utf-8?q?NxSrEaC1HDcX2bA4vXgOJbn+2YxXIfZifyxwnvyQhPM738zvlSO0nz5PCiAO8x+Pb?= =?utf-8?q?nb07Ks1lTYmD8FaUqUX76M6vivg8g5ZAASJHYzq8hDo9P9WNIqbkybrys1T2ttIe1?= =?utf-8?q?UpiTeSMj+QZ0vg7f43sUuXQpja1Ro7JW0TfzPJBYxNE4hT4YvU4V4nR9Q/WoojBXD?= =?utf-8?q?v8sc2lsbnZkhhA+eMcE8dezZBwRj088lZNVAe9jEIukM8Bzp8h3UzlOUycAPMOzbw?= =?utf-8?q?yESc7GGBu6kMU4uDt96TUFFs4r/gA84O2Ad1LDj7abNhc8l6iTSWdQzBjQnWYR/iM?= =?utf-8?q?eXiylDSKIBwpRGL3Ta8B0EgFN98x1+qkCcPC7AKvfznksSzTg64/VZ+78yrbz/U0x?= =?utf-8?q?toGnd6YqCYRfsObSuipwThwOcoCi5R6kfN7pKEp09T65AwJx2kt65Jcv0uGY044Ca?= =?utf-8?q?R+kLlKJQsEj7b4brf8kunSuZ6IYa3+pCLg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 198a16e7-2c9a-42ae-5056-08dcd22f71d3 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Sep 2024 07:00:39.8445 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: NpW8WE3/DLfk9H5629xrHd2EWEbSifAsdqISsAlIHCcJP9JXnfVcn2qrjroZqaFIvsllpSbhVPaoNVnIt0mV8dY2uV9o1aUCuKrPbqYRKuk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR04MB9507 From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. The RTC module is used to enable Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. RTC tracks clock time during system suspend. Signed-off-by: Bogdan Hamciuc Signed-off-by: Bogdan-Gabriel Roman Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 10 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 689 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 700 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index 2a95b05982ad..552eecd78f88 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2043,4 +2043,14 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 3004e372f25f..36d2ed5d0ae2 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -157,6 +157,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) += rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) += rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) += rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) += rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) += rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) += rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) += rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) += rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..e77ff0c065ba --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,689 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include + +#define RTCSUPV_OFFSET 0x0ul +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCSUPV fields */ +#define RTCSUPV_SUPV BIT(31) + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_ROVREN BIT(28) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) +#define RTCS_ROVRF BIT(10) + +#define ROLLOVER_VAL 0xFFFFFFFFULL +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +/* Clock sources - usable with RTCC_CLKSEL */ +#define S32G_RTC_SOURCE_SIRC 0x0 +#define S32G_RTC_SOURCE_FIRC 0x2 + +struct rtc_time_base { + s64 sec; + u64 cycles; + u64 rollovers; +#ifdef CONFIG_PM_SLEEP + struct rtc_time tm; +#endif +}; + +struct rtc_priv { + struct rtc_device *rdev; + struct device *dev; + u8 __iomem *rtc_base; + struct clk *firc; + struct clk *sirc; + struct clk *ipg; + struct rtc_time_base base; + u64 rtc_hz; + u64 rollovers; + int dt_irq_id; + u8 clk_source; + bool div512; + bool div32; +}; + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return cycles / hz; +} + +/* + * Convert a number of seconds to a value suitable for RTCVAL in our clock's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter at least + * twice the rollover interval + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 rtccnt, delta_cnt; + u32 target_cnt = 0; + + /* For now, support at most one rollover of the counter */ + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, ULONG_MAX)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt = seconds * priv->rtc_hz; + rtccnt = ioread32(priv->rtc_base + RTCCNT_OFFSET); + + if (~rtccnt < delta_cnt) + target_cnt = (delta_cnt - ~rtccnt); + else + target_cnt = rtccnt + delta_cnt; + + /* + * According to RTCVAL register description, + * its minimum value should be 4. + */ + if (unlikely(target_cnt < 4)) + target_cnt = 4; + + *rtcval = target_cnt; + + return 0; +} + +static irqreturn_t rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv = platform_get_drvdata(dev); + u32 status; + + status = ioread32(priv->rtc_base + RTCS_OFFSET); + if (status & RTCS_ROVRF) { + if (priv->rollovers == ULONG_MAX) + priv->rollovers = 0; + else + priv->rollovers++; + } + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static int get_time_left(struct device *dev, struct rtc_priv *priv, + u32 *sec) +{ + u32 rtccnt = ioread32(priv->rtc_base + RTCCNT_OFFSET); + u32 rtcval = ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtcval < rtccnt) { + dev_err(dev, "RTC timer expired before entering suspend\n"); + return -EIO; + } + + *sec = cycles_to_sec(priv->rtc_hz, rtcval - rtccnt); + + return 0; +} + +static int s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u64 cycles, sec, base_cycles; + u32 counter; + + counter = ioread32(priv->rtc_base + offset); + cycles = priv->rollovers * ROLLOVER_VAL + counter; + base_cycles = priv->base.cycles + priv->base.rollovers * ROLLOVER_VAL; + + if (cycles < base_cycles) + return -EINVAL; + + cycles -= base_cycles; + sec = priv->base.sec + cycles_to_sec(priv->rtc_hz, cycles); + + return sec; +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u64 sec; + + if (!tm) + return -EINVAL; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc, sec_left; + u64 sec; + + if (!alrm) + return -EINVAL; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled = sec && (rtcc & RTCC_RTCIE); + + alrm->pending = 0; + if (alrm->enabled && !get_time_left(dev, priv, &sec_left)) + alrm->pending = !!sec_left; + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + /* + * RTCIE cannot be deasserted because it will also disable the + * rollover interrupt. + */ + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + int ret = 0; + u32 rtcval, rtcs; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm = rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret = s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt = rtc_tm_to_time64(&time_crt); + if (t_alrm <= t_crt) { + dev_warn(dev, "Alarm is set in the past\n"); + return -EINVAL; + } + + ret = sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is set too far in the future\n"); + return ret; + } + + ret = read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) { + dev_err(dev, "Synchronization failed\n"); + return ret; + } + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + + if (!time) + return -EINVAL; + + priv->base.rollovers = priv->rollovers; + priv->base.cycles = ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec = rtc_tm_to_time64(time); + + return 0; +} + +static const struct rtc_class_ops rtc_ops = { + .read_time = s32g_rtc_read_time, + .set_time = s32g_rtc_set_time, + .read_alarm = s32g_rtc_read_alarm, + .set_alarm = s32g_rtc_set_alarm, + .alarm_irq_enable = s32g_rtc_alarm_irq_enable, +}; + +static void rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &= ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |= RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int rtc_init(struct rtc_priv *priv) +{ + struct device *dev = priv->dev; + struct clk *sclk; + u32 rtcc = 0; + u32 clksel; + int ret; + + ret = clk_prepare_enable(priv->ipg); + if (ret) { + dev_err(dev, "Cannot enable 'ipg' clock, error: %d\n", ret); + return ret; + } + + ret = clk_prepare_enable(priv->sirc); + if (ret) { + dev_err(dev, "Cannot enable 'sirc' clock, error: %d\n", ret); + goto disable_ipg_clk; + } + + ret = clk_prepare_enable(priv->firc); + if (ret) { + dev_err(dev, "Cannot enable 'firc' clock, error: %d\n", ret); + goto disable_sirc_clk; + } + + /* Make sure the RTC ticking is disabled before we configure dividers */ + rtc_disable(priv); + + clksel = RTCC_CLKSEL(priv->clk_source); + rtcc |= clksel; + + /* Precompute the base frequency of the clock */ + switch (clksel) { + case RTCC_CLKSEL(S32G_RTC_SOURCE_SIRC): + sclk = priv->sirc; + break; + case RTCC_CLKSEL(S32G_RTC_SOURCE_FIRC): + sclk = priv->firc; + break; + default: + dev_err(dev, "Invalid clksel value: %u\n", clksel); + ret = -EINVAL; + goto disable_firc_clk; + } + + priv->rtc_hz = clk_get_rate(sclk); + if (!priv->rtc_hz) { + dev_err(dev, "Invalid RTC frequency\n"); + ret = -EINVAL; + goto disable_firc_clk; + } + + /* Adjust frequency if dividers are enabled */ + if (priv->div512) { + rtcc |= RTCC_DIV512EN; + priv->rtc_hz /= 512; + } + + if (priv->div32) { + rtcc |= RTCC_DIV32EN; + priv->rtc_hz /= 32; + } + + rtcc |= RTCC_RTCIE | RTCC_ROVREN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; + +disable_firc_clk: + clk_disable_unprepare(priv->firc); +disable_sirc_clk: + clk_disable_unprepare(priv->sirc); +disable_ipg_clk: + clk_disable_unprepare(priv->ipg); + return ret; +} + +static int priv_dts_init(struct rtc_priv *priv) +{ + struct device *dev = priv->dev; + struct platform_device *pdev = to_platform_device(dev); + u32 clksel = S32G_RTC_SOURCE_SIRC; + /* div512 and div32 */ + u32 div[2] = { 0 }; + int ret; + + priv->sirc = devm_clk_get(dev, "sirc"); + if (IS_ERR(priv->sirc)) { + dev_err(dev, "Failed to get 'sirc' clock\n"); + return PTR_ERR(priv->sirc); + } + + priv->firc = devm_clk_get(dev, "firc"); + if (IS_ERR(priv->firc)) { + dev_err(dev, "Failed to get 'firc' clock\n"); + return PTR_ERR(priv->firc); + } + + priv->ipg = devm_clk_get(dev, "ipg"); + if (IS_ERR(priv->ipg)) { + dev_err(dev, "Failed to get 'ipg' clock\n"); + return PTR_ERR(priv->ipg); + } + + priv->dt_irq_id = platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) { + dev_err(dev, "Error reading interrupt # from dts\n"); + return priv->dt_irq_id; + } + + ret = device_property_read_u32_array(dev, "nxp,dividers", div, + ARRAY_SIZE(div)); + if (ret) { + dev_err(dev, "Error reading dividers configuration, err: %d\n", ret); + return ret; + } + + ret = device_property_read_u32(dev, "nxp,clksel", &clksel); + if (ret) { + dev_err(dev, "Error reading clksel configuration, err: %d\n", ret); + return ret; + } + + priv->div512 = !!div[0]; + priv->div32 = !!div[1]; + + switch (clksel) { + case S32G_RTC_SOURCE_SIRC: + case S32G_RTC_SOURCE_FIRC: + priv->clk_source = clksel; + break; + default: + dev_err(dev, "Unsupported clksel: %d\n", clksel); + return -EINVAL; + } + + return 0; +} + +static int rtc_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rtc_priv *priv; + int ret = 0; + + priv = devm_kzalloc(dev, sizeof(struct rtc_priv), + GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) { + dev_err(dev, "Failed to map registers\n"); + return PTR_ERR(priv->rtc_base); + } + + device_init_wakeup(dev, true); + priv->dev = dev; + + ret = priv_dts_init(priv); + if (ret) + return ret; + + ret = rtc_init(priv); + if (ret) + return ret; + + platform_set_drvdata(pdev, priv); + rtc_enable(priv); + + priv->rdev = devm_rtc_device_register(dev, "s32g_rtc", + &rtc_ops, THIS_MODULE); + if (IS_ERR_OR_NULL(priv->rdev)) { + dev_err(dev, "Error registering RTC device, err: %ld\n", + PTR_ERR(priv->rdev)); + ret = PTR_ERR(priv->rdev); + goto disable_rtc; + } + + ret = devm_request_irq(dev, priv->dt_irq_id, + rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(&pdev->dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + return 0; + +disable_rtc: + rtc_disable(priv); + return ret; +} + +static void rtc_remove(struct platform_device *pdev) +{ + struct rtc_priv *priv = platform_get_drvdata(pdev); + + rtc_disable(priv); +} + +#ifdef CONFIG_PM_SLEEP +static void enable_api_irq(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 api_irq = RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= api_irq; + else + rtcc &= ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int adjust_dividers(u32 sec, struct rtc_priv *priv) +{ + u64 rtcval_max = U32_MAX; + u64 rtcval; + + priv->div32 = 0; + priv->div512 = 0; + + rtcval = sec * priv->rtc_hz; + if (rtcval < rtcval_max) + return 0; + + if (rtcval / 32 < rtcval_max) { + priv->div32 = 1; + return 0; + } + + if (rtcval / 512 < rtcval_max) { + priv->div512 = 1; + return 0; + } + + if (rtcval / (512 * 32) < rtcval_max) { + priv->div32 = 1; + priv->div512 = 1; + return 0; + } + + return -EINVAL; +} + +static int rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv = dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + int ret = 0; + u32 rtcval; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + /* Save last known timestamp before we switch clocks and reinit RTC */ + ret = s32g_rtc_read_time(dev, &priv.base.tm); + if (ret) + return ret; + + if (init_priv->clk_source == S32G_RTC_SOURCE_SIRC) + return 0; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + /* Switch to SIRC */ + priv.clk_source = S32G_RTC_SOURCE_SIRC; + + ret = get_time_left(dev, init_priv, &sec); + if (ret) + return ret; + + /* Adjust for the number of seconds we'll be asleep */ + base_sec = rtc_tm_to_time64(&init_priv->base.tm); + base_sec += sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + rtc_disable(&priv); + + ret = adjust_dividers(sec, &priv); + if (ret) { + dev_err(dev, "Failed to adjust RTC dividers to match a %u seconds delay\n", sec); + return ret; + } + + ret = rtc_init(&priv); + if (ret) + return ret; + + ret = sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return ret; + } + + s32g_rtc_alarm_irq_enable(dev, 0); + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + rtc_enable(&priv); + + return ret; +} + +static int rtc_resume(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + /* Reinitialize the driver using the initial settings */ + ret = rtc_init(priv); + if (ret) + return ret; + + rtc_enable(priv); + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} +#endif /* CONFIG_PM_SLEEP */ + +static const struct of_device_id rtc_dt_ids[] = { + {.compatible = "nxp,s32g-rtc" }, + { /* sentinel */ }, +}; + +static SIMPLE_DEV_PM_OPS(rtc_pm_ops, + rtc_suspend, rtc_resume); + +static struct platform_driver rtc_driver = { + .driver = { + .name = "s32g-rtc", + .pm = &rtc_pm_ops, + .of_match_table = of_match_ptr(rtc_dt_ids), + }, + .probe = rtc_probe, + .remove_new = rtc_remove, +}; +module_platform_driver(rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); From patchwork Wed Sep 11 07:00:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 1983721 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.a=rsa-sha256 header.s=selector1-NXP1-onmicrosoft-com header.b=b5vdI6vs; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:40f1:3f00::1; helo=sy.mirrors.kernel.org; envelope-from=linux-rtc+bounces-1930-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [IPv6:2604:1380:40f1:3f00::1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4X3Wgs6hRkz1y1l for ; Wed, 11 Sep 2024 17:01:13 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 47763B20BD1 for ; Wed, 11 Sep 2024 07:01:13 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E905413C8E2; Wed, 11 Sep 2024 07:00:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="b5vdI6vs" X-Original-To: linux-rtc@vger.kernel.org Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11013034.outbound.protection.outlook.com [52.101.67.34]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F186F13B58D; Wed, 11 Sep 2024 07:00:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.67.34 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038047; cv=fail; b=XkA9D7PIPq61KF1Cu3p5ZxW4W+s8z2Y28NHdXko0sUOSwTDE4rpAbtDOIqDalbiIoxzRCOIc1QAolMfOMI1IztsE+A3hox+PVpOHCjj9ChV+RZbZ9C0mXa5uAcitkH1MWJrHb9a8II1mTxTaGscv3lLcbfGIb9Igu0tVzwVYPWE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038047; c=relaxed/simple; bh=GAfyXvVgT9HR8DxF+8NKoDPYH1hOMQEagTZ5gxNNlM0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=oE735+mqdIt+eJTzs+PjsmaLOyPSK9ZSCYqQ3TBw8QZf/dD9bDAVcqoACwCpiEcTX8qckIer2JJ3iRvufgqNCzmapEwUcZQV3akxXQB2r1bFwVv1wJzZeiKKbG/TnXGRmmrIpkIU45uZfvgCHRNmZDOzjUQ1C3OZV1lpPK0i9QM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=b5vdI6vs; arc=fail smtp.client-ip=52.101.67.34 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Mt1iqjoS9U3DFjCCwPsjYzoowdojuC2e2RaULT+8zUP2lCUjN/AQgMOIO5t0vyHq6YRp/Zc9DRW/mPSsSf/TEzlUyM8WkmfBA/Y6/DK2rBjw48beHUMtdNZQaVYcfagWQqSOt+/owYnYDxDwhyOb8zjMBwlM+56++7CROXgyLDiRxrgfkBBxgYD0QAGbqBa2OhltByo+4aoXVpahPKfU/RI1PA7PpHfRgrc1+xGdDy7VmuomMNA+6LIR3JxtmHTvcHh5hFPS0Hb6LW4NxUDB+Gja/xnqK894GKGFYpZEDZ8GpiqHWBjlzqLqGRrm/wqQJn2NmXAEhI0XE3oyVhEnrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8hw3u+ji/D6a3smRWsavQ9Tny1CLf4w11xJoaPdMow8=; b=av5q64YATam4EylGuKJyTyBabEfQs/tzRNoPvSS3mqgnPgj0DByYTNYzjhEVWpJ6VC3oYqwyLyb24Lfw/EsFdkQAN/sOUJdch4HuJ6kLA/Hud/54HR5RULcjMKw4j2dFuOfOvH2pQbCjBY6sF1mQxdCkiau23VQK6O/CIBdb2KiZxYOR3TH5YDwiS1blMhI6GEaWoAVeGYLHBaQP/Mvzq/IQYeqxkLoIahWQRgYWsjgJIqL9cBuyNwrTMRSse3ncSBsiplonaRRuR45cF/zbrM2Doc/31nk+PWqWa0l2DFllp2Ks8R85LyFKtovLlGpnkFYEsWe+JeKcZqGB/TSCug== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8hw3u+ji/D6a3smRWsavQ9Tny1CLf4w11xJoaPdMow8=; b=b5vdI6vsEbUGmNipdOr2b4ca53efFzebIn1mnDUVlUSI0Hl7DT8UEfoyCnGEU2w7kDSYD4H+XO0MzJGLwwtiLJQU4NNzkT9CihhtlJGsZkV0iWA/y2719dTfqZ3+TLdWMoF3izy/Tucp65ANYi02XLLmPOYZq5FbKcIwUPmJoIUQ932sqh76GtseLpPlPctyc0r+QmfAMo7IpjzjvtlpNSZhV+b7+DcCYtlA4xw5ZwKTpZ/HnG9EwX2xoznLdFPclntw4oV5JKX2xZ2cP9ojIm1cK4Y2/aZzv4qdJpFtI79l9I80FD83mLvftF1+68zXamZmP+f69wop2foXM4X14w== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB8286.eurprd04.prod.outlook.com (2603:10a6:102:1cd::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7939.24; Wed, 11 Sep 2024 07:00:42 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%7]) with mapi id 15.20.7939.022; Wed, 11 Sep 2024 07:00:42 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Ciprian Marian Costea Subject: [PATCH 3/4] arm64: defconfig: add S32G RTC module support Date: Wed, 11 Sep 2024 10:00:27 +0300 Message-ID: <20240911070028.127659-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> References: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM0PR02CA0123.eurprd02.prod.outlook.com (2603:10a6:20b:28c::20) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-rtc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB8286:EE_ X-MS-Office365-Filtering-Correlation-Id: cbf679b8-f979-4f0a-ec40-08dcd22f7341 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|376014|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?q?Qh1AAo0sC5AfRfGTita/8Ft3SjBoBNm?= =?utf-8?q?/LYqdtoxvr3AtQFkYopiuaL65/0A4ceVAuIcz0G6mz53KZdCUnlGVKT8K1XEQlaE5?= =?utf-8?q?J252Cyn7pNBElVoMhSMXmSjju4PDzyHX010pdtjQbz/px/SJQ/F0KTpb+ggcz9bxP?= =?utf-8?q?WSM0ctIE/yZjH6P0Us8RcSxb0xtXuFJl/auToo5I+O7Vxm0ozseHZqEgnruRF/q/e?= =?utf-8?q?DwTAFIghFwzWJ1BoPDyNsObQttEL9roZE7tjnpQMgTswYBro+1yMFIl6qFoxNYDFn?= =?utf-8?q?EbfhURQs4aHjK9wdtH+tJRiXJsRFfE0+5oTEkPW36zhLnTmfThP4RBoHtSAfEIpZR?= =?utf-8?q?ymOwkNcYiT4MWj4k4fyAIRJuGY3oQZ/ouHBSgWajdlL62uh05ombAx0OXSvNPY0mR?= =?utf-8?q?VKTX/2xgwq+iVMl3BJTsiJneSkd0/+hVgw7UaQwK/g9aw8AbyXj30ZNFn2tegD8sx?= =?utf-8?q?cRK/005XlI7y/QaLouDVqOEEj/cl/EECqvJciq774dV8WAsrzD29yc7qwYfKLlCZC?= =?utf-8?q?Fb19vXqt+SDlwIRuc6/1ACOwIQV0bFtqeTrIQrBBoFW0UcRUon1WybzsaGFPeJUMr?= =?utf-8?q?ARuCnxNaS8WQj6EyNNMeN1nsPe0JPl64O/LvtvXGB57pjcUwhU515u1akuCfvSvqp?= =?utf-8?q?JfKjZBNG/OIGIgY/4ZG1iu6G121DkbVG748AGfZttJU3G8oUr18crTLOdzwEkbhML?= =?utf-8?q?wJMw720pACjaZk94gXwf5skGAEEX0Mn06dS+zB9Ss7j6WjmtijCNZREDAsS8odv9G?= =?utf-8?q?Kzjjbq74M9sYJ+SkGS1YP3AsxuHLlXUE6SaBPF+dNhLNOtix1fbzN4WdwSOpIpMIY?= =?utf-8?q?VhWWniqJ0Ty60xZXTq0tiUwqPUFAnNvJvj/3fgE4BH0F+0WtYa8jEMt28AYC8MNfZ?= =?utf-8?q?IlaXR/IZuyhXGwnT5HQYiQqcXDH1XHyzDLINoAI/isTmOm6Nkn3mFTFOS2/cS3UZs?= =?utf-8?q?RkWE7ui3GzpCk1qddSpaW0gyfmmk3cO1O/LdHuIVNyxo/LZnlEBKx5GpUHiMGUQVG?= =?utf-8?q?t8aUdG5VdqnCqx7nwv3TCAbKkx2Yr1DStOr9ASfAsSbMZkBfU0KQrnfkMj5x34FN6?= =?utf-8?q?u5HvKf3hSdjaDmHjJZl3vKcvBONvysGytcebsgTDmx7RL+arhCBmaaRZ5h7Z46+bB?= =?utf-8?q?LCUmSJ3RuMAuywXuav8tqgsFo5fDzhVmkqx6YPPFOS8joQV5huYUg9ZsDZb6biI+H?= =?utf-8?q?QOGdrSwS2FTHACrFNjlEzxahuP53pSD0kOP18ySqcc4o3oVTQwYFl981rZ2cfSsET?= =?utf-8?q?MDNCb+8rzAZV1l6k/iqs769XsT/LFjEBzUg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(376014)(7416014)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?fcHlB+5nVVYtsvBP6YHJa0A89fVX?= =?utf-8?q?H7PLV3hj/dR9ggAtF/X4s2WCKsKjI21jdVFAhfXBEOHmpqGKLDpKcDdjm/+Di7H8T?= =?utf-8?q?6/uzDFpTyGcrzmSUQNFXY2HVZLzefrfXRWbs+f5TCjy2mgHWd3H6+qnGECn704F7i?= =?utf-8?q?L8jk58IdoJaxdu1nzwhb1h+RKMDUDq8yiG9qwNX75vaS8lY4PLfgU36i6G36sNCSy?= =?utf-8?q?ymqYGsEj/Z1BsWaLQTIMYDmPKZN2Mm/bFZmVisZMEd6sgUheOwqyTRaapvt9ydUpT?= =?utf-8?q?YaHthZdVG4ZlIHBjCbbqQThMGJn+uFZ/LiWuwUEnn7e3v4iOmPCfhriXQYcZbvare?= =?utf-8?q?AsMl0+sJjvdYPOc0FVd1fB7ZkpI8PzuD7at1W0ERz2PEcU+Wr2M/b5QtObvZTmyWH?= =?utf-8?q?rJxrzO8or6L58D6fJonRq1EhouE33XHTZcYtvbFxB6e0dqFr82qIrqf1hC+DownA6?= =?utf-8?q?VuITqTqw870yRcetrThXrO3szG8ygfB/5KF8FHLDtg3tNhPfMQc+ixEUPvs6pgknG?= =?utf-8?q?NpI2i3H642SFK0LGoReMKFzuDWocg4n8nG3DBOhBFdJdp43fd7qlVxVP2bofFMO6j?= =?utf-8?q?WhcmiPJhmCp//kl0mshVFM8D1Qzadmwf19m6dm5FkDm/AHIJjhl8VWhhrvPAsR8og?= =?utf-8?q?whEH81/zwVJZl1z8tiVZSXh3Df6e8tK3RTOhDIid2egKL8e0Y5swb9LBWUaLd+Ydx?= =?utf-8?q?BMivjJfeOU4MDRGNKWrqJWPb+yjF94NR24XWsxkGuHFzTrFoQgpndTgxUFZ8eaSGf?= =?utf-8?q?zmCeeWPgbiE3pUSn/VmD6sePyna47lN42iTzVAAknby29D2Ntkoi/z+3PXAPi1kR8?= =?utf-8?q?dqKb4NY/gIDRs3e7re4BD+EEWxlBt37574A476PYgtZDljIcVdC2/w9O/z3bOuSNT?= =?utf-8?q?Mk4kE0dL+ny5RAN0RYqYztFGOQTHef3ywWXtdhozAj6TGmRKGnCJED4DcxQ2me5uE?= =?utf-8?q?gFb4QqfSbXuOpCrR+NcFhtK4NYjKo+fMRmbXmZVI7DOKxSyLINSZimxQpEgqnzvNr?= =?utf-8?q?VeImY8ypz8FoS7qpmq04sXwPm9ojF7hfkRVquAjXpb53Cysy7RkIepipzHwS/lGEa?= =?utf-8?q?5gZCW8TJGfhIxChLpQ8+EJh34ATrXrHpnpzzRny6ArGNMMLEBPUdV/0co1Sv3lcQt?= =?utf-8?q?HCYj0PFljHYTjRyv8r0FQsO381FBfoM2Kb/f+QhX0j2uePkRD91rW/+BfbeECQ8dB?= =?utf-8?q?2gEXykULtzVoEUDb6176YLFj/ugCwCIh9jD82E+y0HqiXVkwx8B5RsR5AazJJ2sbT?= =?utf-8?q?Hkzx9ywiOUg+dTcezKCZtPmFjYFlkpiqxafYeon9FBvTVFr6Kbnjtdyjt11HmhGCq?= =?utf-8?q?BtNnyEOE0r/YcvKJWzuKnY1p/Tf0Zx77EjVxpxXkBWW5Qz7pGJpUtOkrG19T221lA?= =?utf-8?q?BobTBLmRi31ir07ErIRagNk1npbJDjbbB/JVx289eGRe87UViBBhUa8nQ8oAqPwW9?= =?utf-8?q?tow5Um5a6zlKF78qcPI/C5csZ7jpLemj+Yt8LGF07rdI3FS8cqWS3vYu9eNDVA/Hu?= =?utf-8?q?jZgKXLYvQ0Es84+x6AM77X9vKUz0zdIjNA=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: cbf679b8-f979-4f0a-ec40-08dcd22f7341 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Sep 2024 07:00:42.0714 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: eIGrbuxMRz8UYiGwzAJ9a3UdZM9lP4NhlqpULq4v0ZWt1FWhbU7eEOSH+i676WsRxofYVW/l8xrnTzUR1UOFu83f/wLFMyOrPjRcDAkumBg= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8286 From: Ciprian Marian Costea This patch enables CONFIG_RTC_DRV_S32G as module by default. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 7d32fca64996..5de9ae08294c 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1198,6 +1198,7 @@ CONFIG_RTC_DRV_DA9063=m CONFIG_RTC_DRV_EFI=y CONFIG_RTC_DRV_CROS_EC=y CONFIG_RTC_DRV_FSL_FTM_ALARM=m +CONFIG_RTC_DRV_S32G=m CONFIG_RTC_DRV_S3C=y CONFIG_RTC_DRV_PL031=y CONFIG_RTC_DRV_SUN6I=y From patchwork Wed Sep 11 07:00:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 1983722 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.a=rsa-sha256 header.s=selector1-NXP1-onmicrosoft-com header.b=A/TesZyZ; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:45e3:2400::1; helo=sv.mirrors.kernel.org; envelope-from=linux-rtc+bounces-1931-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4X3Wh66xN0z1y1l for ; Wed, 11 Sep 2024 17:01:26 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 63B61288562 for ; Wed, 11 Sep 2024 07:01:25 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 961EB13D502; Wed, 11 Sep 2024 07:00:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="A/TesZyZ" X-Original-To: linux-rtc@vger.kernel.org Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2060.outbound.protection.outlook.com [40.107.105.60]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ACE5613C80A; Wed, 11 Sep 2024 07:00:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.105.60 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038049; cv=fail; b=bNP0JymEu1FSerPXlWxuQeknRG/FIXnutli2hU27qscarZwUdA/WYucbfa85hRLYd83o1j/NBiU7hWztzPd0MG6RxRdNIiTCJgmrAxORRgHzQy0TzpTL4rYhLCtBGq8oDPTKK5pwtJ6j1yxpVve5E/PAmRsjnxAn2X0Yu962O1g= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726038049; c=relaxed/simple; bh=8i8thz3NXSmsWI6AEtypGc1RDUtskOVriGGgPNPEzfI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=uMRiFdqWnIIjjjfksYfdONpIJMvzR/TB+8gnhe7J5TxHD60gV9EOEi3Z0PUFfVASo/4lEzS2WASP+Ilnfc4te+XYyU10Ej4m1BeHOl84crFbXghQOv0cEhpgqVQVcROC66A3OC/CBTnKUhOZ98cKZX2jyY0pLIiIV9KjiTv4YyE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=A/TesZyZ; arc=fail smtp.client-ip=40.107.105.60 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=rITl0borFJl3URlGvJnDM0ox3Zsu69/1oVOjPdZdEIeYCuwT71PUvjSDVpU2BjO5J7idTgbA0UL84BAiBenPr2jjEJsO7sclAVMMIT0w1ZxOT9xEOWJBM628h9V8n3JOGQ+Cvwbng87fynMyr1B+H2MRnQrrj94quy/lA4gE9rpIhxGf1Nm7U8VuueMxgJ8jvy3URlg3XWvRxPfYzjldC53FnWLDgNBrnl455aMGPDCcT/PCrvFCQ/YGwdMwTWDeOdILtFEdKRbiS9TwE3dz6cHc3hBTtMo1PFWu78W8OAqkMK7G1Xo1kyRDrDEc2B2YYqXYs43hwA/4g39JZosmWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1PAMSGH8txMMBpXJwPyodEagL9nov+U9fFwO3UOKfZ4=; b=V+UPZ37fBja9gDOO10sM+Yx18UhUHC5F++kb4jdiRmsXBWurILyjGcUZ6doSL/4ag2O4Ir32C0pAMLuY6QGupYGJLYoXWMhoJndvcou2aM55rFy2WlUO4I+xPF3eN0kOCj80wKZfkCjjHb7Y3nbrhZkmv+r0HM9a7M3SYr5LbX6sDnvuVqIzWmQgwKp5l9AxUkk0bFefMiMp7VRyuhqGr2mTYdcf5wn3jHAxjmUK+wPba6u1jAG63PR6bhl6TK2/q8Fh7A44+g9WO0/YQEojh4AKGTVKzqKV9YN9Rm/pfI7dC34YN7UQkzRtleNiSB1y9r9ONPJgDD/ew5I++J6aiw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1PAMSGH8txMMBpXJwPyodEagL9nov+U9fFwO3UOKfZ4=; b=A/TesZyZRben0ndhPG4fj0a2MHnXQcvvFdMADFK3Cmhb2DiZSHdEyEHAmocxz/WhTMNeB1ASia14VUzYOKFjQXJOcz15hS8kKEA5UzQPFeBKHNvtZ4VDpGZyVBWiqvoUwzLKxjaf0/svjgE7rf368xhDF8xspW49peX3VY4s99IHx0CpbpcBSwd0PK5BTehVlaWKQYjZRK29MzSXTf8FW/mInZPGO5iUWokhSXF04fXkVq8kNeOCVuMu4KEcsxRsIk39wFi+2+TIJRGoD6mb0ZCqM6AELT+2SHAU+ZJru51WyEjKEWOaMocIsuqrOMdDOSDqzMwFDL7e7vlF3oyZRQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS4PR04MB9507.eurprd04.prod.outlook.com (2603:10a6:20b:4ca::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7962.17; Wed, 11 Sep 2024 07:00:44 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%7]) with mapi id 15.20.7939.022; Wed, 11 Sep 2024 07:00:44 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Ciprian Marian Costea Subject: [PATCH 4/4] MAINTAINERS: add MAINTAINER for S32G2/S32G3 RTC driver Date: Wed, 11 Sep 2024 10:00:28 +0300 Message-ID: <20240911070028.127659-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> References: <20240911070028.127659-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM0PR02CA0127.eurprd02.prod.outlook.com (2603:10a6:20b:28c::24) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-rtc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS4PR04MB9507:EE_ X-MS-Office365-Filtering-Correlation-Id: b15954bb-c847-4d32-6458-08dcd22f7474 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?c6DS7UhweHgNHHsZJg36UT+aCb58U5Z?= =?utf-8?q?w55ep7M/ygX671/qBuqk3t8LPZSsxBfhWynyrvUbPQ7DTvxh9F7eBeWvvZQ4p/NGC?= =?utf-8?q?qPfvPHjQr3nRMD7atU+2kPasw81k9kLFLs/9WXWQK7buQFVB2s6ueUd+qKjkoQgoW?= =?utf-8?q?Gg0rkvsA7X+kCJAXfG/nQlrL6mbiu/BoDcoGr/o8jzNrhRknrN2Rsd10au7od/yIy?= =?utf-8?q?GUpNK5JlAZcwbVl+ULQLbTVy9tt3f1in1qQZqdrxH0bHRj259r/+wgH8A1HQZ5ERg?= =?utf-8?q?Sz/hJ2eARO88J+EKYSsTkOLmZMbdT1kEybMTfa5fIprIS21CcCloUIYy3DFAvzlHn?= =?utf-8?q?7GhyHdaK6mGPJFbNcyBriv9B1/Yl9tahokpsUg06y8x115Wpbj75wQQxiZQ7F1Sk3?= =?utf-8?q?TAi9ocTwsxmQUDUp+h6b9Y7St6c+wkFhS7BBl5rfp46/QxsaA8bKi5NQ1wms1H/OY?= =?utf-8?q?V5Ekw3JdjvYFcZyXz6bpmpQZSwH4MbW97Mn1Gp1yEsNDOyibmG5QbhbeETvzXG92Z?= =?utf-8?q?/1I6Uwv7k3HoAm/6eR+PeKdid9bnVXE688lHXlF96UgysLHuuXrNYGBm4MaH0hv1r?= =?utf-8?q?+Ji7950zPinRj1DKO2iPKyN+ue+LUCLGzneUIn3T0MuC35rTpJRhkevOuY+4NSIca?= =?utf-8?q?jJYu6l2RrFEMTaZszWqogww0Ygpb8aFJSzDL8HM40xJx3+WBNI0N2bJEP68UyNT3b?= =?utf-8?q?CeP5sGObjpCjedyAxEs+z6/N2dTmWqrmC+Ii0D1G4n+7c92GiblzmPjFCZi87AguL?= =?utf-8?q?kvj7cdVL4i7nDZsEI9X5n65yUCSIOqnoYXhLl1LyXiToHmpTHeUmu6/r44Xaoumpb?= =?utf-8?q?JxZoMTjwxuR4VdgwIY9DjSbaCFOWcWB1Ttw3PcO8IMyLWF94flZm//mtkWO9AYb1X?= =?utf-8?q?gn1OgTbdSS02P6OlI54N/LYjLo8NW9SKzS+gGRrlNuygD2lagP2Kp9QGViSv/mgk9?= =?utf-8?q?Jxdnx7tGccbcf5T3wKl6Rkdgei7CLrrYsqJJUT7dauZ5u2oYRqA4JL2FaAYRKGtMO?= =?utf-8?q?wwHfPX9rnrEV+8N6q3phaHZZjhilkLuTaY+Fu16SMRev6czvau3vPC5x+Hep//3cN?= =?utf-8?q?10/pex3X+w3r5viIKg/9qJjZm9kGSNKmwpPSH6qbFZhVrd5Tu7SOYIyU9N7yyN+oU?= =?utf-8?q?MWh9R3LLHgmQnrhqgHi4eZECm7tiPs5bTO0KaZq9SNjFEnKeE1vhglc6131BqgX4K?= =?utf-8?q?THX+tHBAyB06k7PzINo+AfOi9qByOwvMskLm88mNMIkk98Smji00O0qUMGZT0LCnX?= =?utf-8?q?sH4zip9gEh/JeIQNwtUQ3MO1VkIaMgYqVLg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?x/tcrsAowSkTmQrlaJfUIGLUig8K?= =?utf-8?q?Q+2EBNxjR9Vw3iNRS/z3qkInIvSgfpsf/sqwxgKkMnXoyr8sz7klJ28s0nLaEvUGl?= =?utf-8?q?U0bm4CPg6lfkqsMpkPyvn356Wpj4jS0rB4RSk0Hx07mV4OeA2w6UYK87sOCkxbZWm?= =?utf-8?q?JS+uH0xi8lMA9dl28D1YgWp6SGQ3vOkq/KjGHGGZ9J9+qI8ORGNU2E3p6G2rWIDqZ?= =?utf-8?q?J4gzn4p39n/i17ouAtNNZ8+sRBAmBF4tYyKmhTC4XR49gKpDXG0VKkbuJldNM/e+I?= =?utf-8?q?Ru/n9lQAsKCtZNmIcw8xfL0zYnuFl8yR69CcwRKc6MkT6/Dv2ZrlzyI39s7ZDa/mH?= =?utf-8?q?iy2yfIiUhirtLwfZgXHoL14yLpRHPuAx/I9xipJSCdggi5wn6ahkkT41ggXjFZ6Mm?= =?utf-8?q?IeEYvhKLrnLRO/ZIZ8naW6UvLFdXwNRfeSVZ8tZT9ZMs+N4QyPYO3oYzI9DDyrUT+?= =?utf-8?q?STCJ4Lvz0D9DpNPW5m2Epj/tmhiycE3ktKZpPwZon5cdxcVpgStWFe3R3HEFMWdXV?= =?utf-8?q?LsdASFWVehIpLZwXTeVfzCSs4pJ/w4oOYY/KHDJFt5dUztPEC0hZMsoZv2epTTgJT?= =?utf-8?q?6R6E+eFrPwfChJX59h386Y8Q2vNNYZl8H3JG2+a7k1MmEkQzZDdapgFOj43uRnQJc?= =?utf-8?q?pVZ8IcTQCKRUBPmMSfAtngfVJTxIFmZLtjJnJ0+bj7/GDeXct5c37Tn6xm6Z4tj0T?= =?utf-8?q?qsB7NrxqBrYicG56j+DaX9d36l/g7rHUZ2CNZRjAcjNhALsNAfVkYOfERDWJqLOKw?= =?utf-8?q?RH0cvpTYYx2zkYo2mOfXY1O08urhwKMIPO4xwkKwYzf3Q3RQRI7TipAJ5J/CHCU7N?= =?utf-8?q?bgbGulKU9hp7crkWqiUMLCnr4q+pTw8bf8uHvhEEqa02Qg+36ch2yNyZJXcZk/RKN?= =?utf-8?q?3zBHWX+6P52HOPEhvzcRFnRzvhQCSIk6OD40xcWYVKN6T7sYi1Ioe8T3ZVIHaxtJT?= =?utf-8?q?rNVdgulGwrZMTj9wEbzyEjw14O2cKIeHDnNgg6qPEPBloxEZGSZT1Yn/PAJPDg4Z+?= =?utf-8?q?ZQiTXvHCmobjfoW6BS2xSiifKWVk/x1E/ldcL4TPiz3HV/LqeRoyTiZD/S6jYm2LD?= =?utf-8?q?gJlXBc1JZpvs876HJb9wbukZkh3DBNLm2wZgqLO6GvoU1NPjUBbosqAQSSlcDaWxZ?= =?utf-8?q?QFZHhQz4/XchN9N1gXPy9J2I5RcEg9xJFw0aBtn0j2ak9aocaUTmPU0ilkCrnV+y+?= =?utf-8?q?VCAE7Z3eQOHUWnxWFEABIHo5V/l7pM6AreuytkN0zta+yxXVc84N/WwWSHPAazkqp?= =?utf-8?q?DyZvb94PD834uc21dMl1F5PIR1y7DYrCn/1jMH9Vj0cSyzrqf6IX01ljwP2I0rWN/?= =?utf-8?q?hhEegloJYCl3ae5db39Lo2KmPYIWv7uKc9i1ZQzDwjEkHtySDyQ02lbrog21uhvv3?= =?utf-8?q?rMcAcDyu/Dk5m2FTECynovrSMsPqPzc6Q9f+h3IX7tn+bByBWkUvqgec3aA9QxLI8?= =?utf-8?q?/JPqebbv1zxoa9yAGIWcQC/WZvufTLY1Gi8nP9kS4Zf5kHDJy1nCTbhAHb2g/pv8a?= =?utf-8?q?6QaDx/P6tgLjot764PTQagzIW0bZZ8SvDA=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: b15954bb-c847-4d32-6458-08dcd22f7474 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Sep 2024 07:00:44.1423 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: yiOBoew5I8S/mJoR1wvEbbYo7ig6KABSlMYdnlO87IzYpXh3DACsJpwhaUssGPmZ6sLvAmqhGgNE1qQF/vvQCUmM0j8GNOjSWErcfYpE7CI= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR04MB9507 From: Ciprian Marian Costea Now that a RTC driver was added for S32G2/S32G3 SoC, update the mainainters list for it. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index f328373463b0..a6d91101ec43 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2686,11 +2686,13 @@ ARM/NXP S32G ARCHITECTURE R: Chester Lin R: Matthias Brugger R: Ghennadi Procopciuc +R: Ciprian Marian Costea L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter