From patchwork Wed May 8 06:36:48 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Kewen.Lin" X-Patchwork-Id: 1932842 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256 header.s=pp1 header.b=pg0UJAKX; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=8.43.85.97; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [8.43.85.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VZ62Q4nnFz214L for ; Wed, 8 May 2024 17:18:53 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id F2ACD383A60D for ; Wed, 8 May 2024 07:18:50 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mx0a-001b2d01.pphosted.com (mx0a-001b2d01.pphosted.com [148.163.156.1]) by sourceware.org (Postfix) with ESMTPS id EA996384CB95 for ; Wed, 8 May 2024 07:18:27 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org EA996384CB95 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=linux.ibm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=linux.ibm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org EA996384CB95 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=148.163.156.1 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1715152710; cv=none; b=YBsfkV+3xz6MkN05NsCacNbZhuSMjrY+IFGGEryQrG27Q9SpQ2mO6mdYjchM037BZRTeXljPiRiivte55zI9KzxbjWC36hAiCjgHZyGt34YRqYX7f57WkyRESs+ZlRM5R1y4ycJBhX8/6yD+iJB0cKFNvcWSBWN46/tkW0S1pys= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1715152710; c=relaxed/simple; bh=XiEFxojgFXNaKEdddxxT84qboz2vOPyZ/E5gyteQz0U=; h=DKIM-Signature:Message-ID:Date:MIME-Version:To:From:Subject; b=jq9Dz+GaJGpJcpT02k2X5V2XVUooGIcf/6y+J4oCpwFleCeCBjeB678TlyAr5AN+DwxZARvSIFuob0rjBGONL68JW6DSpK6d9n3ag6FPEoWclQxtNs9YueM14ck2FGdc5NrpXVjMc6V+DAGO/4bpeALos62K8jh8hBKEcR/pgiY= ARC-Authentication-Results: i=1; server2.sourceware.org Received: from pps.filterd (m0353727.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 448777us007902; Wed, 8 May 2024 07:18:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=message-id : date : mime-version : to : cc : from : subject : content-type : content-transfer-encoding; s=pp1; bh=pMwPbmERX2nmyjuYK9eukj/u80ZYLFYVExUugwJ7zMc=; b=pg0UJAKXZVkRNMiZfSfqlaUD/gbTyRzZyzqg1+azYGoLrBJg71neM7DBzRoKcIG1O23c Jqkb09KwBfvM7Mnj/cnFRUBR8NcdkZqmGNjg0k92oT5s3W0F97PRNvYDBeLGAK/9Z2w2 Gynfe1RNlEO5xdG+6GE99GO+Q8AefuA63z9gx9T9qcfqFB99hOHSMCorA1qg7dG+iuKZ INYfEv9ofN+Az1h8OjTd1ChySa7ZqFfUFzSJKroBJcnqhzLTQHQ9p7+1qC/LXj9IYFOR +cVCIpHE0/990gNu0+cHyrqDrBf5+NitOxzzEitfOos6zh4VqghF6Gq6kleUMEPsF/8f zw== Received: from pps.reinject (localhost [127.0.0.1]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 3y04qk812e-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 08 May 2024 07:18:26 +0000 Received: from m0353727.ppops.net (m0353727.ppops.net [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 4487IPca028047; Wed, 8 May 2024 07:18:25 GMT Received: from ppma11.dal12v.mail.ibm.com (db.9e.1632.ip4.static.sl-reverse.com [50.22.158.219]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 3y04qk812a-2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 08 May 2024 07:18:25 +0000 Received: from pps.filterd (ppma11.dal12v.mail.ibm.com [127.0.0.1]) by ppma11.dal12v.mail.ibm.com (8.17.1.19/8.17.1.19) with ESMTP id 4484RPGO017558; Wed, 8 May 2024 06:36:54 GMT Received: from smtprelay06.fra02v.mail.ibm.com ([9.218.2.230]) by ppma11.dal12v.mail.ibm.com (PPS) with ESMTPS id 3xyshsu4cw-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 08 May 2024 06:36:54 +0000 Received: from smtpav06.fra02v.mail.ibm.com (smtpav06.fra02v.mail.ibm.com [10.20.54.105]) by smtprelay06.fra02v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 4486apjw32440968 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Wed, 8 May 2024 06:36:53 GMT Received: from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 176862004E; Wed, 8 May 2024 06:36:51 +0000 (GMT) Received: from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 8750D20049; Wed, 8 May 2024 06:36:49 +0000 (GMT) Received: from [9.200.57.36] (unknown [9.200.57.36]) by smtpav06.fra02v.mail.ibm.com (Postfix) with ESMTP; Wed, 8 May 2024 06:36:49 +0000 (GMT) Message-ID: <6f1ce83a-0efd-99c3-cca2-6adcb3bd38af@linux.ibm.com> Date: Wed, 8 May 2024 14:36:48 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:102.0) Gecko/20100101 Thunderbird/102.15.1 Content-Language: en-US To: GCC Patches Cc: Segher Boessenkool , David Edelsohn , Peter Bergner From: "Kewen.Lin" Subject: [PATCH] testsuite, rs6000: Remove powerpcspe test cases and checks X-TM-AS-GCONF: 00 X-Proofpoint-ORIG-GUID: B9tYcOHiTWAMxJIDM6_wvuxasBCPjcOu X-Proofpoint-GUID: wgDNIpR-hjiCvkGRLYZKf8jjyjwmBNKz X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.11.176.26 definitions=2024-05-08_04,2024-05-08_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 bulkscore=0 mlxscore=0 adultscore=0 mlxlogscore=961 phishscore=0 impostorscore=0 spamscore=0 malwarescore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2405010000 definitions=main-2405080052 X-Spam-Status: No, score=-12.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_MSPIKE_H4, RCVD_IN_MSPIKE_WL, SPF_HELO_NONE, SPF_PASS, TVD_SUBJ_WIPE_DEBT, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org Hi, Since r9-4728 the powerpcspe support had been removed, this follow-up patch is to remove the remaining pieces in testsuite. Regtested on powerpc64-linux-gnu P8/P9 and powerpc64le-linux-gnu P9 and P10. I'm going to push this soon if no objections. BR, Kewen ----- gcc/testsuite/ChangeLog: * lib/target-supports.exp (check_effective_target_vect_cmdline_needed): Remove check_effective_target_powerpc_spe. (check_effective_target_powerpc_spe_nocache): Remove. (check_effective_target_powerpc_spe): Remove. (check_ppc_cpu_supports_hw_available): Remove powerpc*-*-eabispe check. (check_p8vector_hw_available): Likewise. (check_p9vector_hw_available): Likewise. (check_p9modulo_hw_available): Likewise. (check_ppc_float128_sw_available): Likewise. (check_ppc_float128_hw_available): Likewise. (check_vsx_hw_available): Likewise. (check_vmx_hw_available): Likewise. (check_ppc_recip_hw_available): Likewise. (check_dfp_hw_available): Likewise. (check_htm_hw_available): Likewise. * g++.dg/ext/spe1.C: Remove. * g++.dg/other/opaque-1.C: Remove. * g++.dg/other/opaque-2.C: Remove. * g++.dg/other/opaque-3.C: Remove. * g++.target/powerpc/simd-5.C: Remove. --- gcc/testsuite/g++.dg/ext/spe1.C | 10 ----- gcc/testsuite/g++.dg/other/opaque-1.C | 31 -------------- gcc/testsuite/g++.dg/other/opaque-2.C | 19 --------- gcc/testsuite/g++.dg/other/opaque-3.C | 12 ------ gcc/testsuite/g++.target/powerpc/simd-5.C | 44 ------------------- gcc/testsuite/lib/target-supports.exp | 51 +++-------------------- 6 files changed, 5 insertions(+), 162 deletions(-) delete mode 100644 gcc/testsuite/g++.dg/ext/spe1.C delete mode 100644 gcc/testsuite/g++.dg/other/opaque-1.C delete mode 100644 gcc/testsuite/g++.dg/other/opaque-2.C delete mode 100644 gcc/testsuite/g++.dg/other/opaque-3.C delete mode 100644 gcc/testsuite/g++.target/powerpc/simd-5.C -- 2.39.1 diff --git a/gcc/testsuite/g++.dg/ext/spe1.C b/gcc/testsuite/g++.dg/ext/spe1.C deleted file mode 100644 index b98d4b27b3d..00000000000 --- a/gcc/testsuite/g++.dg/ext/spe1.C +++ /dev/null @@ -1,10 +0,0 @@ -/* { dg-do compile } */ -/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single -O0" } */ -/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } } */ - -typedef int v2si __attribute__ ((vector_size (8))); - -/* The two specializations must be considered different. */ -template class X { }; -template <> class X<__ev64_opaque__> { }; -template <> class X { }; diff --git a/gcc/testsuite/g++.dg/other/opaque-1.C b/gcc/testsuite/g++.dg/other/opaque-1.C deleted file mode 100644 index 669776b9f97..00000000000 --- a/gcc/testsuite/g++.dg/other/opaque-1.C +++ /dev/null @@ -1,31 +0,0 @@ -/* { dg-do run } */ -/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single" } */ -/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } } */ - -#define __vector __attribute__((vector_size(8))) -typedef float __vector __ev64_fs__; - -__ev64_fs__ f; -__ev64_opaque__ o; - -int here = 0; - -void bar (__ev64_opaque__ x) -{ - here = 0; -} - -void bar (__ev64_fs__ x) -{ - here = 888; -} - -int main () -{ - f = o; - o = f; - bar (f); - if (here != 888) - return 1; - return 0; -} diff --git a/gcc/testsuite/g++.dg/other/opaque-2.C b/gcc/testsuite/g++.dg/other/opaque-2.C deleted file mode 100644 index 414f87e6c9a..00000000000 --- a/gcc/testsuite/g++.dg/other/opaque-2.C +++ /dev/null @@ -1,19 +0,0 @@ -/* { dg-do compile } */ -/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single" } */ -/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } } */ - -#define __vector __attribute__((vector_size(8))) -typedef float __vector __ev64_fs__; - -__ev64_fs__ f; -__ev64_opaque__ o; - -extern void bar (__ev64_opaque__); - -int main () -{ - f = o; - o = f; - bar (f); - return 0; -} diff --git a/gcc/testsuite/g++.dg/other/opaque-3.C b/gcc/testsuite/g++.dg/other/opaque-3.C deleted file mode 100644 index f915f840510..00000000000 --- a/gcc/testsuite/g++.dg/other/opaque-3.C +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-do compile } */ -/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single" } */ -/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } } */ - -__ev64_opaque__ o; -#define v __attribute__((vector_size(8))) -v unsigned int *p; - -void m() -{ - o = __builtin_spe_evldd(p, 5); -} diff --git a/gcc/testsuite/g++.target/powerpc/simd-5.C b/gcc/testsuite/g++.target/powerpc/simd-5.C deleted file mode 100644 index 71e117ead2a..00000000000 --- a/gcc/testsuite/g++.target/powerpc/simd-5.C +++ /dev/null @@ -1,44 +0,0 @@ -// Test EH with V2SI SIMD registers actually restores correct values. -// Origin: Joseph Myers -// { dg-options "-O" } -// { dg-do run { target { powerpc_spe && { ! *-*-vxworks* } } } } - -extern "C" void abort (void); -extern "C" int memcmp (const void *, const void *, __SIZE_TYPE__); -typedef int __attribute__((vector_size (8))) v2si; - -v2si a = { 1, 2 }; -v2si b = { 3, 4 }; -v2si c = { 4, 6 }; -volatile v2si r; -v2si r2; - -void -f () -{ - register v2si v asm("r15"); - v = __builtin_spe_evaddw (b, c); - asm volatile ("" : "+r" (v)); - r = v; - throw 1; -} - -int -main () -{ - register v2si v asm("r15"); - v = __builtin_spe_evaddw (a, b); - asm volatile ("" : "+r" (v)); - try - { - f (); - } - catch (int) - { - r = v; - r2 = r; - if (memcmp (&r2, &c, sizeof (v2si))) - abort (); - } - return 0; -} diff --git a/gcc/testsuite/lib/target-supports.exp b/gcc/testsuite/lib/target-supports.exp index b860cb679bf..dc21dc3a06c 100644 --- a/gcc/testsuite/lib/target-supports.exp +++ b/gcc/testsuite/lib/target-supports.exp @@ -2584,7 +2584,6 @@ proc check_ppc_cpu_supports_hw_available { } { # Some simulators are known to not support VSX/power8 instructions. # For now, disable on Darwin if { [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -2638,7 +2637,6 @@ proc check_p8vector_hw_available { } { # Some simulators are known to not support VSX/power8 instructions. # For now, disable on Darwin if { [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -2666,7 +2664,6 @@ proc check_p9vector_hw_available { } { # Some simulators are known to not support VSX/power8/power9 # instructions. For now, disable on Darwin. if { [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -2711,7 +2708,6 @@ proc check_p9modulo_hw_available { } { # Some simulators are known to not support VSX/power8/power9 # instructions. For now, disable on Darwin. if { [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -2783,7 +2779,6 @@ proc check_ppc_float128_sw_available { } { # instructions. For now, disable on Darwin and VxWorks. if { [istarget *-*-vxworks*] || [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -2810,7 +2805,6 @@ proc check_ppc_float128_hw_available { } { # instructions. For now, disable on Darwin. if { [istarget *-*-vxworks*] || [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -2987,7 +2981,6 @@ proc check_vsx_hw_available { } { # Some simulators are known to not support VSX instructions. # For now, disable on Darwin if { [istarget powerpc-*-eabi] - || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { expr 0 } else { @@ -3013,7 +3006,7 @@ proc check_vsx_hw_available { } { proc check_vmx_hw_available { } { return [check_cached_effective_target vmx_hw_available { # Some simulators are known to not support VMX instructions. - if { [istarget powerpc-*-eabi] || [istarget powerpc*-*-eabispe] } { + if { [istarget powerpc-*-eabi] } { expr 0 } else { # Most targets don't require special flags for this test case, but @@ -3044,7 +3037,7 @@ proc check_ppc_recip_hw_available { } { return [check_cached_effective_target ppc_recip_hw_available { # Some simulators may not support FRE/FRES/FRSQRTE/FRSQRTES # For now, disable on Darwin - if { [istarget powerpc-*-eabi] || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { + if { [istarget powerpc-*-eabi] || [istarget *-*-darwin*]} { expr 0 } else { set options "-mpowerpc-gfxopt -mpowerpc-gpopt -mpopcntb" @@ -3958,7 +3951,7 @@ proc check_effective_target_unsigned_char {} { proc check_dfp_hw_available { } { return [check_cached_effective_target dfp_hw_available { # For now, disable on Darwin - if { [istarget powerpc-*-eabi] || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { + if { [istarget powerpc-*-eabi] || [istarget *-*-darwin*]} { expr 0 } else { check_runtime_nocache dfp_hw_available { @@ -4032,8 +4025,7 @@ proc check_effective_target_vect_cmdline_needed { } { || (([istarget i?86-*-*] || [istarget x86_64-*-*]) && ![is-effective-target ia32]) || ([istarget powerpc*-*-*] - && ([check_effective_target_powerpc_spe] - || [check_effective_target_powerpc_altivec])) + && [check_effective_target_powerpc_altivec]) || ([istarget sparc*-*-*] && [check_effective_target_sparc_vis]) || ([istarget arm*-*-*] && [check_effective_target_arm_neon]) || [istarget aarch64*-*-*] @@ -7202,7 +7194,7 @@ proc check_effective_target_powerpc_htm_ok { } { proc check_htm_hw_available { } { return [check_cached_effective_target htm_hw_available { # For now, disable on Darwin - if { [istarget powerpc-*-eabi] || [istarget powerpc*-*-eabispe] || [istarget *-*-darwin*]} { + if { [istarget powerpc-*-eabi] || [istarget *-*-darwin*]} { expr 0 } else { check_runtime_nocache htm_hw_available { @@ -7244,39 +7236,6 @@ proc check_effective_target_powerpc_spu { } { } } -# Return 1 if this is a PowerPC SPE target. The check includes options -# specified by dg-options for this test, so don't cache the result. - -proc check_effective_target_powerpc_spe_nocache { } { - if { [istarget powerpc*-*-*] } { - return [check_no_compiler_messages_nocache powerpc_spe object { - #ifndef __SPE__ - #error not SPE - #else - int dummy; - #endif - } [current_compiler_flags]] - } else { - return 0 - } -} - -# Return 1 if this is a PowerPC target with SPE enabled. - -proc check_effective_target_powerpc_spe { } { - if { [istarget powerpc*-*-*] } { - return [check_no_compiler_messages powerpc_spe object { - #ifndef __SPE__ - #error not SPE - #else - int dummy; - #endif - }] - } else { - return 0 - } -} - # Return 1 if this is a PowerPC target with Altivec enabled. proc check_effective_target_powerpc_altivec { } {