From patchwork Tue Apr 16 06:55:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1924029 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=JSaTQ25Q; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org) Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VJZZ62SDPz1yZ2 for ; Tue, 16 Apr 2024 16:55:58 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 995FA88288; Tue, 16 Apr 2024 08:55:46 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="JSaTQ25Q"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 542C0882AB; Tue, 16 Apr 2024 08:55:45 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS, SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.2 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2060d.outbound.protection.outlook.com [IPv6:2a01:111:f400:7e88::60d]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 2B99C87F01 for ; Tue, 16 Apr 2024 08:55:37 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=michal.simek@amd.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EzuMDqH0WnkgqdVMkClgVrgaaoM+ex3P0HPbhZcwLWnXZf0c2dbpFgJHAvFM3Oz3V42fZA+emzHt3QxDy81g0xEKkE2IT7Jx2ARg/OlaxvTiYAEfHdh5xo9/JoPUBkf0fBDoG7UJZ1IuJWfUfSiNhbQcbk9wqFZeKT+FM4udVNGmjmMMBNn/VZKoE6pPhzB+0xvl3PeP82lpNH4T6bOg0RJjHBBoBvjgNnNu75mYKMJmPi1TUibA/sVcdPxk97EfdrdPJ6OF53FkY6vkcEbqiYuLDizeGJeR5jh+Fcv1jTQmdZryR4E7AcQ3f3Vu0sc68GUPPEoIsnFe1wq4ddMuAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sFmYfXnbaghU8Quctz3AmrywXm6mdKIVMiDplIpVGp4=; b=dzIJ55/bq5G1LC1YVGk1mZaXuRHBgwK9qi+LHjF0iAlbZ6ZcO+JYlPkQhcXliJLN5sD/sY9f+TB+53PVf+rkvKN4S907jZosVAV6aBCfC3GWnAiNYDJxPoP02dl4hx5IAIiLHe5pIG8J+5MHztAEEgTPRONJpuou9xQwffpQvCiSQ5rwTB2BRPmI5kQbbJfUta3BGeHmLKcE1mm8JYEi+nHzEx85egIo2yrifziT9WfK8h5xC8CLG3kEBQb844AhUj9aFRtqHP2gOJwCzFhZ+FT9UJhm1WmQjm9VTciej0jUX4gMfvVW5DbjJ7hH/3YI5xJttbpimLRFVP2cS3AphQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.denx.de smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sFmYfXnbaghU8Quctz3AmrywXm6mdKIVMiDplIpVGp4=; b=JSaTQ25Q39p1/iRSghd9c6OyJNpv9bO5qVy0AOPN3+ySVwlr5aJMvBPDeCk1fdaKuVN+X9jOZKjegBXYr3kZ6aUnK4LyPkCjPusciDTGXgQ8RJKVevbJTVi7ftuLD//7I4GxgamZNpWrSsbDhXd3YYgEzdD/xOa0EZa7Fp+ephs= Received: from BY5PR17CA0019.namprd17.prod.outlook.com (2603:10b6:a03:1b8::32) by CH3PR12MB9250.namprd12.prod.outlook.com (2603:10b6:610:1ae::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7452.50; Tue, 16 Apr 2024 06:55:33 +0000 Received: from SN1PEPF00036F41.namprd05.prod.outlook.com (2603:10b6:a03:1b8:cafe::da) by BY5PR17CA0019.outlook.office365.com (2603:10b6:a03:1b8::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7472.33 via Frontend Transport; Tue, 16 Apr 2024 06:55:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by SN1PEPF00036F41.mail.protection.outlook.com (10.167.248.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7452.22 via Frontend Transport; Tue, 16 Apr 2024 06:55:31 +0000 Received: from localhost (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 16 Apr 2024 01:55:29 -0500 From: Michal Simek To: , CC: AKASHI Takahiro , Caleb Connolly , Jonas Karlman , Kever Yang , Lukasz Majewski , Marek Vasut , Sean Anderson , Tom Rini , Yanhong Wang Subject: [PATCH v2 1/5] Kconfig: Remove trailing whitespace in its prompt Date: Tue, 16 Apr 2024 08:55:15 +0200 Message-ID: X-Mailer: git-send-email 2.44.0 In-Reply-To: References: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=2593; i=michal.simek@amd.com; h=from:subject:message-id; bh=fW2V2quAbjKUuwFPO6lQPM4pxZGQdc/RoUpKwWVM0Es=; b=owGbwMvMwCR4yjP1tKYXjyLjabUkhjQ5hRvrSsTUrIyefnR4yLNzidGl0jmVuR5rNJ9v/ihtt z49pa6vI5aFQZCJQVZMkUXa5sqZvZUzpghfPCwHM4eVCWQIAxenAEzkty/D/Mj1DeaxYvPLvrfE B3cyfzjz/LdrF8NcobWzMsyL36gYvTld/+R7VP73hhcCAA== X-Developer-Key: i=michal.simek@amd.com; a=openpgp; fpr=67350C9BF5CCEE9B5364356A377C7F21FE3D1F91 X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF00036F41:EE_|CH3PR12MB9250:EE_ X-MS-Office365-Filtering-Correlation-Id: 7b26f153-fe04-4e3d-0c75-08dc5de2356d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: nnwNZzfwti3w3YVVxswkqM+5QTvhmE8lJAjdDhdgm/jr80E0I2zYgzNHha0yOwIsyYqTbYNHvImYlbb+bPb/lrqAq8w/nUpqWzxiCLtxIrwyVK1jbEJprWN5yoTy+zjF7ZnrH47QIDEkL91qx8wsRVXCzUwnDC4jx775Rq9qYHUfULVKp5pNYxG5qG60PbkxhVRuqOmuiSC8nEB9DqgJHiJIOF32N5bIhZF6hMHEMNxVZb4ooLmXb2O0hH4rMCwFayzlh3Vqk1LOftkMo0Jdf05bWSzcnjKXEoIjeUGVl0xk2NZh/ZRIiTpwDBESHsa2ItEFYLsu1JZybVWnpqTcfTjOSFVP7wpAIq8sa2Xk5QKSgbiZK1YMhIOYXZUKjsE/OYJTb2d9ghUMIYGb9eiipGwTsm0e5loEv2COr+DgI5uaYt6txTwXPjlF9YIFfos7+4p1VcQxq15+ej14uJvDOEIzZkoZKcG0SspFJu8C07p3O/uYwZRRum1nXmeEAjg78aEDdYhZccSG4AUYZ65xyGlGRRx4VNAjzXC0ZIkyqwRHFpOiIsss1889kEPThBhHGHOuk5NtIH7fcV7R1XGxDf/ygquoMvmXF4SH6IurHPVidusYWzGTP7l3Q7Y0DGx+dd2/YvyTdq2q+7Fg9HPYYpg0RVlsGfB2SkeZzu0QpGFTZwaahQYBQt2XPDo9jzShp9X1D03elW5P2Kz+zGAK2BXVYDdOJBAMn8tzihX+tHkvUuWPShlqbLeF/MKRhycx X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(36860700004)(82310400014)(376005)(7416005)(1800799015); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Apr 2024 06:55:31.9473 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7b26f153-fe04-4e3d-0c75-08dc5de2356d X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00036F41.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB9250 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean All errors are generated by ./tools/qconfig.py -b -j8 -i whatever. Error look like this: warning: SPL_CLK_CCF (defined at drivers/clk/Kconfig:59) has leading or trailing whitespace in its prompt Signed-off-by: Michal Simek --- (no changes since v1) drivers/clk/Kconfig | 10 +++++----- drivers/ddr/imx/imx8ulp/Kconfig | 2 +- 2 files changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig index 017dd260a544..bda6873be331 100644 --- a/drivers/clk/Kconfig +++ b/drivers/clk/Kconfig @@ -57,27 +57,27 @@ config CLK_BOSTON Enable this to support the clocks config SPL_CLK_CCF - bool "SPL Common Clock Framework [CCF] support " + bool "SPL Common Clock Framework [CCF] support" depends on SPL help Enable this option if you want to (re-)use the Linux kernel's Common Clock Framework [CCF] code in U-Boot's SPL. config SPL_CLK_COMPOSITE_CCF - bool "SPL Common Clock Framework [CCF] composite clk support " + bool "SPL Common Clock Framework [CCF] composite clk support" depends on SPL_CLK_CCF help Enable this option if you want to (re-)use the Linux kernel's Common Clock Framework [CCF] composite code in U-Boot's SPL. config CLK_CCF - bool "Common Clock Framework [CCF] support " + bool "Common Clock Framework [CCF] support" help Enable this option if you want to (re-)use the Linux kernel's Common Clock Framework [CCF] code in U-Boot's clock driver. config CLK_COMPOSITE_CCF - bool "Common Clock Framework [CCF] composite clk support " + bool "Common Clock Framework [CCF] composite clk support" depends on CLK_CCF help Enable this option if you want to (re-)use the Linux kernel's Common @@ -164,7 +164,7 @@ config CLK_OCTEON Enable this to support the clocks on Octeon MIPS platforms. config SANDBOX_CLK_CCF - bool "Sandbox Common Clock Framework [CCF] support " + bool "Sandbox Common Clock Framework [CCF] support" depends on SANDBOX select CLK_CCF help diff --git a/drivers/ddr/imx/imx8ulp/Kconfig b/drivers/ddr/imx/imx8ulp/Kconfig index 5448c33838ce..005f581f4baa 100644 --- a/drivers/ddr/imx/imx8ulp/Kconfig +++ b/drivers/ddr/imx/imx8ulp/Kconfig @@ -5,7 +5,7 @@ config IMX8ULP_DRAM bool "imx8m dram" config IMX8ULP_DRAM_PHY_PLL_BYPASS - bool "Enable the DDR PHY PLL bypass mode, so PHY clock is from DDR_CLK " + bool "Enable the DDR PHY PLL bypass mode, so PHY clock is from DDR_CLK" depends on IMX8ULP_DRAM config SAVED_DRAM_TIMING_BASE From patchwork Tue Apr 16 06:55:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1924030 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=pBdtrmX8; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VJZZL4R3cz1yZ2 for ; Tue, 16 Apr 2024 16:56:10 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 9E1DF881EA; Tue, 16 Apr 2024 08:55:48 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="pBdtrmX8"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 13C3E87F01; Tue, 16 Apr 2024 08:55:46 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS, SPF_PASS autolearn=ham autolearn_force=no version=3.4.2 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on20600.outbound.protection.outlook.com [IPv6:2a01:111:f403:2416::600]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 7CDCB88291 for ; Tue, 16 Apr 2024 08:55:39 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=michal.simek@amd.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XBCgoArKRSVf7NsGGrhcnoULyJalPefiyTUkosVumEQDJlkF65HshwAmqWhYVug8IZTChlpQDhCr5MxEOx9IgfaCSPzdEMRTl6PX9fpdlLc2sm4qaHms/B6YjZykKEBqyybdqa4BkBWSuFkrbXq/iNs/p7gHZfeVjDmiCNk02iYUZ8RE6d/jb7bHGyrA/Fnrpkh0y62GHZeBtR0Kha+Hgh0nlo3xowKu1pJHcgHOL5lsFJ8MkIpBdnrSnNbf+P5ZfQdwV96Np2tW2zxZhttADFpJl9swnLlr2OvoJfY99pthhwkW1+0p4AgrWThs1G/px+tHYSvoR+SYuZzdCsc3Cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ux9th61Ckx/lSdQpEUlztxZMVdiwwh5CYflPjxv7ceU=; b=Tx2Itx2c2lY32mP5HYnFSyoR37rqrYZf/mxEB/xG6vlwtraZRiAEFlihaB0yhOKBzxu7MOdMTlOvSLvp3p2eYTS265in/CSLCE8cD/RiaJ9c7Pxp8H//zFrU8vNTpm6b/Baft4CZSVd1O5sO2eiDLYNmaAfFdwVsBnNYkwLUlhlXm1P779kkPBAc0wf0I1EBFWzX37mR/ONSH3a1O5yllbOGHNBbbcjVvAsXvY52quv/AGFBPsSmwWP8Eb3AhNCcpDJglNNX+N6CCeWgJ9v1A/Nr0hrTHmjcdEKoY/82MJLuu5OxOWfY5Ey9pO5L0CvuUe5PsFCGcHe8/3eOsXt6EA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.denx.de smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ux9th61Ckx/lSdQpEUlztxZMVdiwwh5CYflPjxv7ceU=; b=pBdtrmX8XKXwiEEdXWKkWd1k4KreVMLnM2XfThPWZb1l+LhzVi/IRa/Qb2qe6CcyX1mMK3SpeaKM7A+Nxg+Ximg7qsw91c42JOf21biaUDHvdyePgyBdqtnvqFcZwhZAcwZDEZigtzxzC8geOcrsTXqqMPf+/qSBvqNGuZTjL1I= Received: from SA9PR13CA0097.namprd13.prod.outlook.com (2603:10b6:806:24::12) by CYXPR12MB9388.namprd12.prod.outlook.com (2603:10b6:930:e8::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7452.50; Tue, 16 Apr 2024 06:55:35 +0000 Received: from SN1PEPF00036F42.namprd05.prod.outlook.com (2603:10b6:806:24:cafe::75) by SA9PR13CA0097.outlook.office365.com (2603:10b6:806:24::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7495.19 via Frontend Transport; Tue, 16 Apr 2024 06:55:35 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by SN1PEPF00036F42.mail.protection.outlook.com (10.167.248.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7452.22 via Frontend Transport; Tue, 16 Apr 2024 06:55:35 +0000 Received: from localhost (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 16 Apr 2024 01:55:33 -0500 From: Michal Simek To: , CC: AKASHI Takahiro , Abdellatif El Khlifi , Bin Meng , Eddie James , Elon Zhang , Eugen Hristev , Francis Laniel , Heinrich Schuchardt , Ilias Apalodimas , Jagan Teki , John Clark , Jonas Karlman , Joshua Riek , Kever Yang , Manorit Chawdhry , Mattijs Korpershoek , Oleksandr Suvorov , Peter Robinson , Philipp Tomsich , Quentin Schulz , Sean Anderson , Sean Edmond , Simon Glass , Tim Lunn , Tom Fitzhenry , Tom Rini Subject: [PATCH v2 2/5] Kconfig: Add missing quotes around source file Date: Tue, 16 Apr 2024 08:55:16 +0200 Message-ID: <78064c48fd9297b43eae0abdec4783004ea74a07.1713250508.git.michal.simek@amd.com> X-Mailer: git-send-email 2.44.0 In-Reply-To: References: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=5064; i=michal.simek@amd.com; h=from:subject:message-id; bh=NnAhNN94joAhxIGE9Bw6dxI0ZnINcXsseya/7Md2qSA=; b=owGbwMvMwCR4yjP1tKYXjyLjabUkhjQ5hZu7lGzE31RG7OJsvPg41O6I6RrO2u9B9ZJpwhtEi masOPutI5aFQZCJQVZMkUXa5sqZvZUzpghfPCwHM4eVCWQIAxenAEwkv4thvtOVo6de8N9NXTDH iN/46vG7FRFV+xjmad9dbLThvqnk3eeHFQ5Mus82f9dbJgA= X-Developer-Key: i=michal.simek@amd.com; a=openpgp; fpr=67350C9BF5CCEE9B5364356A377C7F21FE3D1F91 X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF00036F42:EE_|CYXPR12MB9388:EE_ X-MS-Office365-Filtering-Correlation-Id: 7becd304-77bb-44ef-4cd6-08dc5de2375f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: zU36Ci//26ISYjZL9yuJuPcQvpIskDCKHnzK4CoFJke1T6H41yEkh5uVWwlUvTwVnKq8oUUkSScwLPoDOewVQvIGDYsk46vOTyXYjr9a74I9uxiAfbWt1vsntedMh+S9lWQTFtbd3WslF1CPKQR+smVkZ5AU5j/J07ILgUs6QKkmO4KeURYx0YQD0JBzQWKgwJ/BRoR7FmJHLGUd60oN2qcoAqhd7wB4qasQmWWAJ0wgMIQEql2760YAvroYY0DKqoKzrOpeGC9o+duMctw3Wck6Imu8jx+yAS0xa6ZA+5LU7FSNwlX0RsrliowLtGRbFIQYAODd6DuTi/nY+f5u6m7ncUPa1D3LybnUOnfTH/vNHunmftoi12r9njG/nZZ5dWUyyAQBfS+YBQ7QylsfScpeJkn530eBGiUxsF3Iuvn6sj8g/minsL/HdlFBPTv/YUU69RU37pABoGFXRDNErE2n+TgzjssA9rQT5DLj7DaT+o8cTKiNW2aW168N1RGaAx0MYQaI+uejpPE0qcZPIwMaCK6I13xENDLOHx48bvZXtEjDUP8Ov6ilgGvncHJVw/ZG2FXoS7XNRIn2pIOeYqX7p0RTTD6MYLCZeNFad2UBpdMp5oljkc1syVlc6EewOmuZb3lWPNd+xxlTh4NZd/R+Z87SbeZYcAkgNBL66j9rHeXfkz3VgFJuvqDsmLQz/Jhw9bBFBxnBuoHXdUynMOS7SS9FhAnlpW/A2qsdnse8ZP6X1+QnF18VYHk4UCtD X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(82310400014)(36860700004)(376005)(7416005)(1800799015); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Apr 2024 06:55:35.1971 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7becd304-77bb-44ef-4cd6-08dc5de2375f X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00036F42.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CYXPR12MB9388 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean All errors are generated by ./tools/qconfig.py -b -j8 -i whatever. Error look like this: drivers/crypto/Kconfig:9: warning: style: quotes recommended around 'drivers/crypto/nuvoton/Kconfig' in 'source drivers/crypto/nuvoton/Kconfig' Signed-off-by: Michal Simek --- (no changes since v1) arch/arm/mach-rockchip/rk3588/Kconfig | 18 +++++++++--------- arch/arm/mach-rockchip/rv1108/Kconfig | 4 ++-- arch/arm/mach-rockchip/rv1126/Kconfig | 4 ++-- cmd/Kconfig | 2 +- drivers/crypto/Kconfig | 8 ++++---- lib/Kconfig | 18 +++++++++--------- 6 files changed, 27 insertions(+), 27 deletions(-) diff --git a/arch/arm/mach-rockchip/rk3588/Kconfig b/arch/arm/mach-rockchip/rk3588/Kconfig index d7e4af31f24c..eb956b097c74 100644 --- a/arch/arm/mach-rockchip/rk3588/Kconfig +++ b/arch/arm/mach-rockchip/rk3588/Kconfig @@ -221,14 +221,14 @@ config ROCKCHIP_COMMON_STACK_ADDR config TEXT_BASE default 0x00a00000 -source board/edgeble/neural-compute-module-6/Kconfig -source board/friendlyelec/nanopc-t6-rk3588/Kconfig -source board/pine64/quartzpro64-rk3588/Kconfig -source board/turing/turing-rk1-rk3588/Kconfig -source board/radxa/rock5a-rk3588s/Kconfig -source board/radxa/rock5b-rk3588/Kconfig -source board/rockchip/evb_rk3588/Kconfig -source board/rockchip/toybrick_rk3588/Kconfig -source board/theobroma-systems/jaguar_rk3588/Kconfig +source "board/edgeble/neural-compute-module-6/Kconfig" +source "board/friendlyelec/nanopc-t6-rk3588/Kconfig" +source "board/pine64/quartzpro64-rk3588/Kconfig" +source "board/turing/turing-rk1-rk3588/Kconfig" +source "board/radxa/rock5a-rk3588s/Kconfig" +source "board/radxa/rock5b-rk3588/Kconfig" +source "board/rockchip/evb_rk3588/Kconfig" +source "board/rockchip/toybrick_rk3588/Kconfig" +source "board/theobroma-systems/jaguar_rk3588/Kconfig" endif diff --git a/arch/arm/mach-rockchip/rv1108/Kconfig b/arch/arm/mach-rockchip/rv1108/Kconfig index a12216dccf66..28ed0b245812 100644 --- a/arch/arm/mach-rockchip/rv1108/Kconfig +++ b/arch/arm/mach-rockchip/rv1108/Kconfig @@ -36,7 +36,7 @@ config SYS_SOC config SYS_MALLOC_F_LEN default 0x400 -source board/rockchip/evb_rv1108/Kconfig -source board/elgin/elgin_rv1108/Kconfig +source "board/rockchip/evb_rv1108/Kconfig" +source "board/elgin/elgin_rv1108/Kconfig" endif diff --git a/arch/arm/mach-rockchip/rv1126/Kconfig b/arch/arm/mach-rockchip/rv1126/Kconfig index 55b11121203b..ae323ee91235 100644 --- a/arch/arm/mach-rockchip/rv1126/Kconfig +++ b/arch/arm/mach-rockchip/rv1126/Kconfig @@ -64,7 +64,7 @@ config SYS_MALLOC_F_LEN config TEXT_BASE default 0x600000 -source board/edgeble/neural-compute-module-2/Kconfig -source board/itead/sonoff-ihost/Kconfig +source "board/edgeble/neural-compute-module-2/Kconfig" +source "board/itead/sonoff-ihost/Kconfig" endif diff --git a/cmd/Kconfig b/cmd/Kconfig index 8eeb99eea5ed..45c206369518 100644 --- a/cmd/Kconfig +++ b/cmd/Kconfig @@ -398,7 +398,7 @@ config CMD_BOOTEFI_HELLO for testing that EFI is working at a basic level, and for bringing up EFI support on a new architecture. -source lib/efi_selftest/Kconfig +source "lib/efi_selftest/Kconfig" endif config CMD_BOOTMENU diff --git a/drivers/crypto/Kconfig b/drivers/crypto/Kconfig index 12ef84ca05ca..8b49997030b4 100644 --- a/drivers/crypto/Kconfig +++ b/drivers/crypto/Kconfig @@ -1,11 +1,11 @@ menu "Hardware crypto devices" -source drivers/crypto/hash/Kconfig +source "drivers/crypto/hash/Kconfig" -source drivers/crypto/fsl/Kconfig +source "drivers/crypto/fsl/Kconfig" -source drivers/crypto/aspeed/Kconfig +source "drivers/crypto/aspeed/Kconfig" -source drivers/crypto/nuvoton/Kconfig +source "drivers/crypto/nuvoton/Kconfig" endmenu diff --git a/lib/Kconfig b/lib/Kconfig index efb77978a652..189e6eb31aa1 100644 --- a/lib/Kconfig +++ b/lib/Kconfig @@ -416,7 +416,7 @@ config TRACE_EARLY_ADDR config CIRCBUF bool "Enable circular buffer support" -source lib/dhry/Kconfig +source "lib/dhry/Kconfig" menu "Security support" @@ -429,10 +429,10 @@ config AES supported by the algorithm but only a 128-bit key is supported at present. -source lib/ecdsa/Kconfig -source lib/rsa/Kconfig -source lib/crypto/Kconfig -source lib/crypt/Kconfig +source "lib/ecdsa/Kconfig" +source "lib/rsa/Kconfig" +source "lib/crypto/Kconfig" +source "lib/crypt/Kconfig" config TPM bool "Trusted Platform Module (TPM) Support" @@ -1081,9 +1081,9 @@ config SMBIOS_PARSER help A simple parser for SMBIOS data. -source lib/efi/Kconfig -source lib/efi_loader/Kconfig -source lib/optee/Kconfig +source "lib/efi/Kconfig" +source "lib/efi_loader/Kconfig" +source "lib/optee/Kconfig" config TEST_FDTDEC bool "enable fdtdec test" @@ -1148,4 +1148,4 @@ config PHANDLE_CHECK_SEQ endmenu -source lib/fwu_updates/Kconfig +source "lib/fwu_updates/Kconfig" From patchwork Tue Apr 16 06:55:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1924031 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=W14Turwx; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org) Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VJZZN3qySz1yZ2 for ; Tue, 16 Apr 2024 16:56:12 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 1BAC288278; Tue, 16 Apr 2024 08:55:50 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="W14Turwx"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 7E51A882AC; Tue, 16 Apr 2024 08:55:47 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS, SPF_PASS autolearn=ham autolearn_force=no version=3.4.2 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on20601.outbound.protection.outlook.com [IPv6:2a01:111:f403:2415::601]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id CE0DA881D3 for ; Tue, 16 Apr 2024 08:55:44 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=michal.simek@amd.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AtBxVWJG3qcoT7VPRy6lxlfV9cWYnSJ/n6CPsUUktbJlwVyGkD3GzGKH6kGQv9eXc2fjQWKC9YVjHNaneEvprjFm91x6uVfMREdugWqunyGvA3dZooiFJw6agpms/yYEktt8XT+n/0Vr3LUdQYP65kKHCR3oTWB1LypzW2xw5QnbE5x0n3T+j2c89Dd6pHOJsdG0eqEEaZxRuXMQxFOlbQFi+lJTBHUTLESbEwHHbkWngcPnvke+wgpZk2i7+Ru4gY241k0iVc0fPrwXu0ByyXvlX1KGP0tNYc+siEYW5cRTv78pCuMic/Lb8oTBsLSzK44gKyQCV2jqF2lSuXdrkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=I3yaygZb4Btw6czwQr76CgtXgyPoYyjidpaKKlVwi94=; b=ZbowNgtBZ8FkRQLPPyvRsiUTnAkBDiyr1voIkM6pu34BvFDFd0MJfhB3fC3lBQJu2Q9JXClfzcXq/qPJgq7Zfh4mL+zazC6SvDaMLLpSyjROyU/WxsqJMCVxxgi0z1mXfdST36Dc64ozosDgunalSyx+FaRapjeT2zxD/GeI6hq42+V2MDpxEJVjip3E0NFnMG6Mrbhps+z+a2l2dwaNfsHTaszjrjh+ashTEKDdInPHhJCnv/2JfRjxgg0VtaygZOvU4kGgPccf7MNTEnAW3XgWZOSekcNvY8YM6/uKr/1rdY77EH5tmM4m0GN5DGh4BjeHhvMkxi/DS8WQ6fnPXw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.denx.de smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=I3yaygZb4Btw6czwQr76CgtXgyPoYyjidpaKKlVwi94=; b=W14Turwxmb0P44LN41jd8vU5b6l5pRdwdj6zeRQGsVNC9hhX+rB5fJe6VOSoOR3qY3WVH2u+6eCf8HUPgP03EsCbBabqluGR94RTA7Ki8BTSpTbblfGE8H+ROYMSV1NJPewzmGd0472wF7Je3uNWSKkDbGay69cSExZ0pwAn5BM= Received: from BY5PR17CA0035.namprd17.prod.outlook.com (2603:10b6:a03:1b8::48) by SA3PR12MB7950.namprd12.prod.outlook.com (2603:10b6:806:31c::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7452.50; Tue, 16 Apr 2024 06:55:41 +0000 Received: from SN1PEPF00036F41.namprd05.prod.outlook.com (2603:10b6:a03:1b8:cafe::d7) by BY5PR17CA0035.outlook.office365.com (2603:10b6:a03:1b8::48) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7472.33 via Frontend Transport; Tue, 16 Apr 2024 06:55:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by SN1PEPF00036F41.mail.protection.outlook.com (10.167.248.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7452.22 via Frontend Transport; Tue, 16 Apr 2024 06:55:41 +0000 Received: from localhost (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 16 Apr 2024 01:55:37 -0500 From: Michal Simek To: , CC: Heinrich Schuchardt , AKASHI Takahiro , Abdellatif El Khlifi , Eddie James , Ilias Apalodimas , Masahisa Kojima , Simon Glass , Sughosh Ganu , Tom Rini Subject: [PATCH v2 3/5] Kconfig: Add missing quotes around default string value Date: Tue, 16 Apr 2024 08:55:17 +0200 Message-ID: X-Mailer: git-send-email 2.44.0 In-Reply-To: References: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=977; i=michal.simek@amd.com; h=from:subject:message-id; bh=ZNkfZezUcA0TlnAHPpBP41YOX1mh9bkFXST0I64iUYE=; b=owGbwMvMwCR4yjP1tKYXjyLjabUkhjQ5hZvWPIs6/T7ayW9atc26tLRHc61lUe3Fw3cP7O7v+ Otafed4RywLgyATg6yYIou0zZUzeytnTBG+eFgOZg4rE8gQBi5OAZjIdTeGeUYa7u9KC/JlLp4/ dufgnldrr/i8X8awoPviYtV/30NLX9hOSzgeZ71m6l65CwA= X-Developer-Key: i=michal.simek@amd.com; a=openpgp; fpr=67350C9BF5CCEE9B5364356A377C7F21FE3D1F91 X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF00036F41:EE_|SA3PR12MB7950:EE_ X-MS-Office365-Filtering-Correlation-Id: 48a81321-3c66-4999-1b59-08dc5de23aee X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: hpgYCua6YqLjxiB+65QJb8fXlEUCb+ss4wBH4w5ZUj36DOJuUNnVZJURb+Ei34Ls8ioc+TbBWGkj5qehk0IbtXn6MJ+auUynJJslU+nOcxi5Vl+F2L5DAmM1FFe2mdZSaxxxEJn9k2JC2Xxv9P7Pbx/Ri5MEmdWF1FagfK1V9F6AULme4itDafr59l0In7X6XDbH5u1G97vyUrwu19B20w9sSNiANQBe67RAvWfGYRiuu6hd3UmgRHOoqCJmB6DoG5LQZMLU8izU7uvs9sIY8v7nh5j2YxV4hsCiisqN6X0GiWEpivL8gVxCx10OrSzlFET5U6Zw6PW92WZA7xMNNZ68tPZ6q3Y6XeDZKsUSYpoMLOSdhAtD5rX4EYOa1HTIxzK5zOtlalMHn0v3bLdNGTp/ux3L4Xew6l1jrUAEfMRDwAcs1ecIp1uS/hyQwJrlyCkPaPSJkn1brSuG6kSNFXGqtxkWMHtOTTEIOoQ/23e+11oKeGBBXZf/RE932WjUOriKmLrmvRQdZwE7v7GXCS00FzeQZ7cys4hAFH4uK/wJJ7gMFUUGoEQwdfkJaCkb1MFWm7uf8pFyRYE6yH2I2EziCf77DjzRuE+ecqguqAaOvSvW5X2IgoBiaF1Xx7PxrAR3oG5U4ri38idUx7HRdgf3yaVeBSzQJC47E8kYUo/phptHMgciacIdIOfVtxf6n1hRbkgA9QQ9Uug5QKZeDSv5UysDddS7ExZ4oqEOJSVk+AjvFoAwTfnO9fu6DC+J X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(376005)(7416005)(36860700004)(82310400014)(1800799015); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Apr 2024 06:55:41.0880 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 48a81321-3c66-4999-1b59-08dc5de23aee X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00036F41.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR12MB7950 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean All errors are generated by ./tools/qconfig.py -b -j8 -i whatever. Error look like this: warning: style: quotes recommended around default value for string symbol EFI_VAR_SEED_FILE (defined at lib/efi_loader/Kconfig:130) Signed-off-by: Michal Simek Reviewed-by: Heinrich Schuchardt Reviewed-by: Ilias Apalodimas --- (no changes since v1) lib/efi_loader/Kconfig | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/lib/efi_loader/Kconfig b/lib/efi_loader/Kconfig index e13a6f9f4c3a..a5ab7d1b262f 100644 --- a/lib/efi_loader/Kconfig +++ b/lib/efi_loader/Kconfig @@ -129,7 +129,7 @@ if EFI_VARIABLES_PRESEED config EFI_VAR_SEED_FILE string "File with initial values of non-volatile UEFI variables" - default ubootefi.var + default "ubootefi.var" help File with initial values of non-volatile UEFI variables. The file must be in the same format as the storage in the EFI system partition. The From patchwork Tue Apr 16 06:55:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1924032 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=caRlvI2Y; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org) Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VJZZb3mTZz1yZ2 for ; Tue, 16 Apr 2024 16:56:23 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 82E26882BA; Tue, 16 Apr 2024 08:55:50 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="caRlvI2Y"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id A61D588278; Tue, 16 Apr 2024 08:55:48 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,LOTS_OF_MONEY, MONEY_NOHTML,SPF_HELO_PASS,SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on20601.outbound.protection.outlook.com [IPv6:2a01:111:f403:2412::601]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 7A86587F01 for ; Tue, 16 Apr 2024 08:55:46 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=michal.simek@amd.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XI/sL7ii6o5yw6IB95eClEX6bH8tkV93lzdq+bEYdEJ3G6YyNuswRQZ5F+7Acs4QHGyQJ7dVK2mqFNr3QLTibN5Rbp4A4bl6KDMqNUq0rbZgocovXuBqqBYt0h7a6Wo4m6jJ/NrOxFdC6x8HSSj9GewceR1vgRl2CiU0Ome7XzyIqm9prfHlz3gIyYmEzqB96Kq2TCiQObJZxSOERYQDbS2f4Q4ImH91yNmS/nSCDeBlrks0QP8XS5tR6tabjxgpUt0m8sayUGQIgUqrsY34vs2oOt9C0ObdB2FEJ8uA/xpWFxP4G3pY/BAxGZE/+K1qsK5qupw/sJ3H4q/uN/ofMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=gjOeEPmZ3GRje/CDF7owuiI7R1qishjcKbDFG2C0sRA=; b=BRH8+EZ+E7NrWTX/sJ0xvf/IQWk4Nmt59b2qQlRK2Mx6zjDxfvQLkqpnA1DLc85m79nDacfdZFBrVQecu6Kvcqr0esj6+2ODNfth/A0q6ODWBYQwsePrByLeB3We/l/QH6kvtRNntm0ziavkQZyHh0huqaFgbpXcIuyyjgP15NGcy057C/Phx3Lwab963HxMOIsjv0cEbynuFCJcmP2pu3YhWBM+WAW+TXXDUoYXbOp+5sqk5wjb2HNojQIEWJgYhYmxQRxmzO/FMwOLR7TWn+qorTbkR9gZSi1JpqWpZwGTVbda+JYPI7KMieWP3S1vxi1Ngx/YIa/dEFlxkOquQw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.denx.de smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=gjOeEPmZ3GRje/CDF7owuiI7R1qishjcKbDFG2C0sRA=; b=caRlvI2YOjncWyiDF3q6MCAEhkQXnQ1oqYYzZdBdairmfkLdWaV6XNL+mcwsc56C9fPXLPChYsOp/B+Be9Z8yyd7tQPYKNtxZSnkmu9mbzjCWYQn4hNZJooz4gsjScz4y6t5ap4RU/MuDoDC2p/5sHOhYbw+BnZP4U1gupdWehU= Received: from SA9PR13CA0095.namprd13.prod.outlook.com (2603:10b6:806:24::10) by DM4PR12MB7647.namprd12.prod.outlook.com (2603:10b6:8:105::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7409.46; Tue, 16 Apr 2024 06:55:43 +0000 Received: from SN1PEPF00036F42.namprd05.prod.outlook.com (2603:10b6:806:24:cafe::f5) by SA9PR13CA0095.outlook.office365.com (2603:10b6:806:24::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7495.20 via Frontend Transport; Tue, 16 Apr 2024 06:55:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by SN1PEPF00036F42.mail.protection.outlook.com (10.167.248.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7452.22 via Frontend Transport; Tue, 16 Apr 2024 06:55:43 +0000 Received: from localhost (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 16 Apr 2024 01:55:41 -0500 From: Michal Simek To: , CC: Andre Przywara , Dragan Simic , Elon Zhang , Eugen Hristev , Heinrich Schuchardt , Jagan Teki , John Clark , Jonas Karlman , Joshua Riek , Kever Yang , Philipp Tomsich , Quentin Schulz , Simon Glass , Tim Lunn , Tom Rini , Venkatesh Yadav Abbarapu , Vignesh R Subject: [PATCH v2 4/5] Kconfig: Make all Kconfig encoding ascii Date: Tue, 16 Apr 2024 08:55:18 +0200 Message-ID: <1e5b7558d30fa17b08f112e8804c7f4eca25a722.1713250508.git.michal.simek@amd.com> X-Mailer: git-send-email 2.44.0 In-Reply-To: References: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=4106; i=michal.simek@amd.com; h=from:subject:message-id; bh=MWKwmHVy+K8beoW/eFME9drs/W8RgTC+qG5h2aw14Bw=; b=owGbwMvMwCR4yjP1tKYXjyLjabUkhjQ5hVtL92bqBUy8M+H63xIJ83faL9s3PGLjSC2v/a45f 2u5mpd4RywLgyATg6yYIou0zZUzeytnTBG+eFgOZg4rE8gQBi5OAZjIFQOGBVN6njAn9v8zvPr3 zdyTQqpiTaeYXBnmx16MMJBp2jpZe90ppv5b5qYJXLX1AA== X-Developer-Key: i=michal.simek@amd.com; a=openpgp; fpr=67350C9BF5CCEE9B5364356A377C7F21FE3D1F91 X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF00036F42:EE_|DM4PR12MB7647:EE_ X-MS-Office365-Filtering-Correlation-Id: f13cc1d1-91e9-468e-763c-08dc5de23c58 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: aKAQor87jvVtr5XvCqC+R4fxLMpgR24AuLGFIAbp/eDJMapvu/teFv0j38Z6U4rnOJhd3TrSTQ+EqBCFrvGjD6bBgAfe5C/eCbwAhvgk73fbuWK4RTjDDz3LiyRQMvwMrWFMUjGJSb/Hx4Kdu/xdP85OCY71G0F3tbK5YKC4yAA3fsfHZIl99/jhmkohQrF3r/tlRa2J5Z6vKAOpAak1iFgx3rj9WVmd1M8ym9zZw/3qEDkPqOlplnTo4sje6cvQsM9lprMJxvI+w9+5NXJmjUxxnwhvMBR1sBAF7ckXga18VvSPO5MEyvzq/DdAd9W+2WXJ/0IaO3eMi3iw7KWH8ZmF6MOsmyOIRfoQedVQYSib4E/8I4GF/qRyFfdvfW8kPkBpYBg5kwklh3FZvULnpulgaedfauDP7Th/84abKZKdMNw+KwbeRkh720zKGgff7MukwXTBASbgX5hhiXL1HFxJvJK69F7pAQjksfE/8JOSXkIUR/39yfmzKjDt+GGvpdTDmoo114jTECyto+uBCj93AMlRhCIv/7j9zLwzsuPBmtPjB0Vt1yyR7tONcT3bj5mtnNvNhZTYlsxgvNpk7f5xKfvUFpTIr8SNGxG8nQGn/tl8kLSRTVMujwOPUUpIr1CmWUG9O4RYuXDy8ZYid2oAcc2ZwMCcjrrHMOT7xf2OpVJmyBmp4b3F/bd8OTdPtHcdrdaGS2FQ7LUrH4XkFAucCwYUcGRnAL0DJcMTfcUxmKr7MvlKocBK4f68S+lZ X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(36860700004)(1800799015)(82310400014)(7416005)(376005); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Apr 2024 06:55:43.5565 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f13cc1d1-91e9-468e-763c-08dc5de23c58 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00036F42.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB7647 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Some of Kconfigs are using utf-8 encoding because of used chars. Convert all of them to ascii enconging. Based on discussion ASCII should be used in general with the exception of names. Signed-off-by: Michal Simek Reviewed-by: Tom Rini --- Changes in v2: - Describe temperature as deg C instead of just C - Update commit message to explain the reason arch/arm/mach-rockchip/px30/Kconfig | 4 ++-- arch/arm/mach-rockchip/rk3588/Kconfig | 6 +++--- arch/arm/mach-rockchip/rv1126/Kconfig | 4 ++-- drivers/mtd/spi/Kconfig | 2 +- 4 files changed, 8 insertions(+), 8 deletions(-) diff --git a/arch/arm/mach-rockchip/px30/Kconfig b/arch/arm/mach-rockchip/px30/Kconfig index 41893920cb4d..23f8f430c4ae 100644 --- a/arch/arm/mach-rockchip/px30/Kconfig +++ b/arch/arm/mach-rockchip/px30/Kconfig @@ -36,9 +36,9 @@ config TARGET_PX30_CORE 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. config TARGET_RINGNECK_PX30 - bool "Theobroma Systems PX30-µQ7 (Ringneck)" + bool "Theobroma Systems PX30-uQ7 (Ringneck)" help - The PX30-uQ7 (Ringneck) SoM is a µQseven-compatible (40mmx70mm, + The PX30-uQ7 (Ringneck) SoM is a uQseven-compatible (40mmx70mm, MXM-230 connector) system-on-module from Theobroma Systems[1], featuring the Rockchip PX30. diff --git a/arch/arm/mach-rockchip/rk3588/Kconfig b/arch/arm/mach-rockchip/rk3588/Kconfig index eb956b097c74..39049ab35a9c 100644 --- a/arch/arm/mach-rockchip/rk3588/Kconfig +++ b/arch/arm/mach-rockchip/rk3588/Kconfig @@ -66,7 +66,7 @@ config TARGET_NANOPCT6_RK3588 HDMI2.0, and HDMI1.4 2x 4-lane MIPI-DSI, compatible with MIPI DPHY 2.0 or CPHY 1.1 USB-A: USB 3.0, Type A - USB-C: Full function USB Type‑C port, DP display up to 4Kp60, USB 3.0 + USB-C: Full function USB Type-C port, DP display up to 4Kp60, USB 3.0 40-pin 2.54mm header connector: up to 2x SPIs, 6x UARTs, 1x I2Cs, 8x PWMs, 2x I2Ss, 28x GPIOs Debug UART: 3 Pin 2.54mm header, 3V level, 1500000bps @@ -117,7 +117,7 @@ config TARGET_ROCK5A_RK3588 Mali G610MC4 GPU MIPI CSI 2 multiple lanes connector 4-lane MIPI DSI connector - Audio – 3.5mm earphone jack + Audio - 3.5mm earphone jack eMMC module connector uSD slot (up to 128GB) 2x USB 2.0, 2x USB 3.0 @@ -197,7 +197,7 @@ config TARGET_TOYBRICK_RK3588 4x ARM Cortex-A76, 4x ARM Cortex-A55 8/16GB Memory LPDDR4x Mali G610MC4 GPU - 2× MIPI-CSI0 Connector + 2x MIPI-CSI0 Connector 1x 2Lanes PCIe3.0 Connector 1x SATA3.0 Connector 32GB eMMC Module diff --git a/arch/arm/mach-rockchip/rv1126/Kconfig b/arch/arm/mach-rockchip/rv1126/Kconfig index ae323ee91235..330b7df2312e 100644 --- a/arch/arm/mach-rockchip/rv1126/Kconfig +++ b/arch/arm/mach-rockchip/rv1126/Kconfig @@ -6,8 +6,8 @@ config TARGET_RV1126_NEU2 Neu2: Neural Compute Module 2(Neu2) is a 96boards SoM-CB compute module based on Rockchip RV1126 from Edgeble AI. - Neu2 powered with Consumer grade (0 to +80 °C) RV1126 SoC. - Neu2k powered with Industrial grade (-40 °C to +85 °C) RV1126K SoC. + Neu2 powered with Consumer grade (0 to +80 deg C) RV1126 SoC. + Neu2k powered with Industrial grade (-40 C to +85 deg C) RV1126K SoC. Neu2-IO: Neural Compute Module 2(Neu2) IO board is an industrial form factor diff --git a/drivers/mtd/spi/Kconfig b/drivers/mtd/spi/Kconfig index d068b7860e1c..bedc4e970e43 100644 --- a/drivers/mtd/spi/Kconfig +++ b/drivers/mtd/spi/Kconfig @@ -246,7 +246,7 @@ config SPI_FLASH_USE_4K_SECTORS to erasing whole blocks (32/64 KiB). Changing a small part of the flash's contents is usually faster with small sectors. On the other hand erasing should be faster when using - 64 KiB block instead of 16 × 4 KiB sectors. + 64 KiB block instead of 16 x 4 KiB sectors. Please note that some tools/drivers/filesystems may not work with 4096 B erase size (e.g. UBIFS requires 15 KiB as a minimum). From patchwork Tue Apr 16 06:55:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1924091 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=1Ox6UQtS; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org) Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VJkSS46tPz1yZC for ; Tue, 16 Apr 2024 22:51:36 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id D09FC88411; Tue, 16 Apr 2024 14:51:14 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="1Ox6UQtS"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 242E887F01; Tue, 16 Apr 2024 08:55:57 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS, SPF_PASS autolearn=ham autolearn_force=no version=3.4.2 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on20601.outbound.protection.outlook.com [IPv6:2a01:111:f403:2418::601]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 4197F87F01 for ; Tue, 16 Apr 2024 08:55:52 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=michal.simek@amd.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BQRZTGTlIx9aYE3qavr6IqYq2jWUBzsM+TTsKqneZC7WKaKv2q+UCyBxg8q5jVkP3dJSHz5uJ5yHVz57EBWjLiHeGIRYCFyrzXRE52LeETLlYpKB3g/MiYc/Qve9RMGW/4FQtHwVz0MfLa3zkfuG5FHcjEac9N2N7Bl7HzgtvhWkHVLzsG29nXvNG9kL7sLc+BTq6KSDJbuoPkID73Mi3gee2qz56xyiOVCUv4vLixlAvbYXHN+hhlaQiMbV7sbURIURQ4Bewsg2l+MSvHOrxUmgqQzt0YUEt2HgiGO0fM1cHTUYlkzy3wVv9UQAriTdJPBLyQO3cG8gBZi0X9sSBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=C8WHI+9JM6TFDhWvq5Tk+AjCkVsgA8iCpQAP73mLH54=; b=e9bYd3pq03QyvB5OHznPEt2sfhVv73Ooz7fDGDGjG/4d7BZhPJcrV8TD5wMjswdMQWiYt2dpOs+TSLhHwlJgJOGE0Sdmy40khdiq0sW2C5c86wszf1oAc+H3kkRDvKvxv+m09Il+UZnsyk3YACZiPOHERTd9YZbMk5hbuy6/wIRP6cdGoT/jcZ7USKy2m3Tvy6l1I97ujwKFZlRmRTopnbzDoZJf95HoWDIslhhX5pv9Zu0pXc4b4RrMPlE99ihEpwYOVIBzxswlzmSW0ex1orPGK0megvnMU7NkD8VDaGlRMinvpWMuKCKpQ3qtl7SQSVidGrk8ibKV6CJcBc1BfA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.denx.de smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=C8WHI+9JM6TFDhWvq5Tk+AjCkVsgA8iCpQAP73mLH54=; b=1Ox6UQtSrovGYbpRgdQu5djh/0cHJlM8UKi/W/0vP70CZa/VYxPObeopG0X0VGQwTlyWY4B+qegpzaV7k+AodU1LxYBPgN3nEqVP1KRuNKu9n4TJhmRtgLaIIagwoqfkl45imyg9w5Ey6UK/eCQI/Irm36//dASvpkDv1X+Y+98= Received: from BY5PR17CA0001.namprd17.prod.outlook.com (2603:10b6:a03:1b8::14) by MN0PR12MB5812.namprd12.prod.outlook.com (2603:10b6:208:378::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7452.50; Tue, 16 Apr 2024 06:55:48 +0000 Received: from SN1PEPF00036F41.namprd05.prod.outlook.com (2603:10b6:a03:1b8:cafe::de) by BY5PR17CA0001.outlook.office365.com (2603:10b6:a03:1b8::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7472.34 via Frontend Transport; Tue, 16 Apr 2024 06:55:47 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by SN1PEPF00036F41.mail.protection.outlook.com (10.167.248.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7452.22 via Frontend Transport; Tue, 16 Apr 2024 06:55:47 +0000 Received: from localhost (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 16 Apr 2024 01:55:45 -0500 From: Michal Simek To: , CC: AKASHI Takahiro , Aaron Williams , Alexander Sverdlin , Anastasiia Lukianenko , Anatolij Gustschin , Biju Das , Daniel Schwierzeck , Dario Binacchi , Doug Zobel , Enrico Leto , Fabio Estevam , Gatien Chevallier , Gregory CLEMENT , Grzegorz Szymaszek , Heiko Schocher , Heinrich Schuchardt , Horatiu Vultur , Ilias Apalodimas , Johan Jonker , Kever Yang , Lad Prabhakar , Lars Povlsen , Leo Yu-Chi Liang , Lukasz Majewski , =?utf-8?q?Marek_Beh=C3=BAn?= , Marek Vasut , Matthias Schiffer , Matthias Winker , Michael Trimarchi , Minda Chen , NXP i.MX U-Boot Team , Neil Armstrong , Nishanth Menon , Nobuhiro Iwamatsu , Oleksandr Andrushchenko , Oliver Graute , Patrice Chotard , Patrick Delaunay , Paul Barker , =?utf-8?q?Pawe=C5=82_Jarosz?= , Peng Fan , Philip Oberfichtner , Rasmus Villemoes , Sean Anderson , Seung-Woo Kim , Shiji Yang , Simon Glass , Stefan Herbrechtsmeier , Stefan Roese , Stefano Babic , Sughosh Ganu , Svyatoslav Ryhel , Tom Rini , Viacheslav Bocharov , Yanhong Wang , "open list:VIM3" , "moderated list:ST BOARDS" Subject: [PATCH v2 5/5] common: Convert *.c/h from UTF-8 to ASCII enconfing Date: Tue, 16 Apr 2024 08:55:19 +0200 Message-ID: X-Mailer: git-send-email 2.44.0 In-Reply-To: References: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=28251; i=michal.simek@amd.com; h=from:subject:message-id; bh=NinQRD7nziCN2VKrxaFN5jFoz5a4TtLZi8HtPoAolXw=; b=owGbwMvMwCR4yjP1tKYXjyLjabUkhjQ5hVvrftd4ynndmZ8Xz/Kzv0jRvtLVWf2M3XN2I7EE9 /op9lM7YlkYBJkYZMUUWaRtrpzZWzljivDFw3Iwc1iZQIYwcHEKwESMVBnmGcecrjf9u/P8NbcW /nMNl66L2S94xTC/Zvpux9WPp/z1CA6u9zqx5VWj1rbZAA== X-Developer-Key: i=michal.simek@amd.com; a=openpgp; fpr=67350C9BF5CCEE9B5364356A377C7F21FE3D1F91 X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF00036F41:EE_|MN0PR12MB5812:EE_ X-MS-Office365-Filtering-Correlation-Id: fb213145-badc-4716-9ecd-08dc5de23ede X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: gqVRanS/IJ30O3c0e0Nhwi0Vxqm+aSTZ5l1Cee0hDv3IbPQ6UdLoBIwYGKfLOQ3Onri6b7Fivxhz7yDNOY3Kvo+TG8421nBTX+7kEj+aW2L29xWM3HigVKGuVde3HAGoMFSI8/mY5TMG3Gs/XjUp/3QWJCcdrzNAxw+IJ4A20S2c21y+qOha7xLccMXy4g6zKbZNpihhyZFZ2+YAj1kACze1V5pidUaIf8rfVKbx5q3cag5jpPqXjYFVDT23FWY1DMwnqpRanxqXD06jNejm7vzLAXFdxTsywabthH38wQcYAj6b1O6mKJUETxhou6vnIivu5jhWawVo4sl4UtCvu+2SkbxCB/qi2llcNi6i8UHApEZQR61aqJelzmVRihvKzj6CjJeedrxiY/SEVd7QE3EYufbnJzczOj76Vz86JN5OETbPgDScxU28eDuyLIz1O85aGFlFIgRyYvm/Yzwq/L0z/WESocqOcici2/p62mK97u6yXxUB1yjcKhkkr2cyP+zxPL8zkbgzWjvCzS6IIm1sTrV3vyy+HNpLx6E/EoylUmgAJOvCCsfkXFXOcCEQ4MZkbOBhmpoHFcoXrDBCbr/KfrPCuQP4+f5/J0DAnhHIzkL/+NXH5ZsnzZz9trldpaljQ2eA+Y1u3qlNiWMqq+/GiU9O+IDPBMoZi2TJvLkq7XumZ6AV3nFEtiakOCfXODUs6WM0hNoBApMqx7O83Ci8EqbJ50urtMmNtlsYCs/3W+7jwU+AwyHTvmpU3WztTDIVazUiqUoOs1FDDSTA6H9f4xiGlkNajmEGS270t8w= X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(7416005)(36860700004)(82310400014)(376005)(32650700005)(1800799015); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Apr 2024 06:55:47.7443 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: fb213145-badc-4716-9ecd-08dc5de23ede X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00036F41.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN0PR12MB5812 X-Mailman-Approved-At: Tue, 16 Apr 2024 14:51:12 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Convert UTF-8 chars to ASCII in cases where make sense. No Copyright or names are converted. Signed-off-by: Michal Simek Acked-by: Marek Behún Reviewed-by: Tom Rini --- Changes in v2: - New patch in series .../armv8/fsl-layerscape/fsl_lsch2_serdes.c | 2 +- .../armv8/fsl-layerscape/fsl_lsch3_serdes.c | 2 +- arch/arm/mach-imx/ddrmc-vf610-calibration.c | 12 +++++----- arch/arm/mach-imx/mx6/clock.c | 8 +++---- arch/arm/mach-imx/mx7/psci-mx7.c | 4 ++-- arch/mips/mach-mscc/include/mach/ddr.h | 2 +- .../include/mach/cvmx-helper-pki.h | 2 +- arch/mips/mach-octeon/include/mach/cvmx-pki.h | 6 ++--- .../mips/mach-octeon/include/mach/cvmx-pko3.h | 2 +- board/CZ.NIC/turris_mox/turris_mox.c | 2 +- board/amlogic/vim3/vim3.c | 2 +- board/bosch/acc/acc.c | 2 +- board/bosch/shc/board.c | 2 +- board/bosch/shc/board.h | 2 +- board/congatec/cgtqmx8/cgtqmx8.c | 4 ++-- board/freescale/common/i2c_mux.c | 2 +- board/siemens/capricorn/board.c | 8 +++---- board/st/common/cmd_stboard.c | 2 +- .../visionfive2/visionfive2-i2c-eeprom.c | 4 ++-- drivers/clk/renesas/rzg2l-cpg.c | 6 ++--- drivers/clk/stm32/clk-stm32-core.h | 22 +++++++++---------- drivers/led/led_lp5562.c | 4 ++-- drivers/mtd/nand/raw/nand_ids.c | 2 +- drivers/rng/stm32_rng.c | 6 ++--- drivers/soc/ti/k3-navss-ringacc.c | 2 +- drivers/thermal/thermal_sandbox.c | 2 +- drivers/video/renesas-r61307.c | 2 +- drivers/video/renesas-r69328.c | 2 +- drivers/xen/pvblock.c | 2 +- include/acpi/acpigen.h | 6 ++--- include/linux/mtd/mtd.h | 2 +- lib/crypto/x509_cert_parser.c | 2 +- 32 files changed, 65 insertions(+), 65 deletions(-) diff --git a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_serdes.c b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_serdes.c index 1541dfb3ec47..b1bb29bcaf55 100644 --- a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_serdes.c +++ b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_serdes.c @@ -258,7 +258,7 @@ int setup_serdes_volt(u32 svdd) /* Wait for SVDD to stabilize */ udelay(100); - /* For each PLL that’s not disabled via RCW */ + /* For each PLL that's not disabled via RCW */ #ifdef CONFIG_SYS_FSL_SRDS_1 cfg_tmp = (cfg_rcw5 >> 22) & 0x3; for (i = 0; i < 2 && !(cfg_tmp & (0x1 << (1 - i))); i++) { diff --git a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_serdes.c b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_serdes.c index c0efc341afc1..fbd5fd7d433b 100644 --- a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_serdes.c +++ b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_serdes.c @@ -483,7 +483,7 @@ int setup_serdes_volt(u32 svdd) ret = -1; } - /* For each PLL that’s not disabled via RCW enable the SERDES */ + /* For each PLL that's not disabled via RCW enable the SERDES */ #ifdef CONFIG_SYS_FSL_SRDS_1 cfg_tmp = cfg_rcwsrds1 & 0x3; do_serdes_enable(cfg_tmp, serdes1_base); diff --git a/arch/arm/mach-imx/ddrmc-vf610-calibration.c b/arch/arm/mach-imx/ddrmc-vf610-calibration.c index cd7e95e61d00..7d787d045980 100644 --- a/arch/arm/mach-imx/ddrmc-vf610-calibration.c +++ b/arch/arm/mach-imx/ddrmc-vf610-calibration.c @@ -45,7 +45,7 @@ * based on trace length differences from their * layout. * Mismatches up to 25% or tCK (clock period) are - * allowed, so the value in the filed doesn’t have + * allowed, so the value in the filed doesn't have * to be very accurate. * * - 0x2 (b'10) - RDLVL_DL_0/1 - refers to adjusting the DQS strobe in relation @@ -184,14 +184,14 @@ static int ddrmc_cal_dqs_to_dq(struct ddrmr_regs *ddrmr) debug("RDLVL: PHY_RDLVL_EDGE:\t 0x%x\n", (tmp >> DDRMC_CR101_PHY_RDLVL_EDGE_OFF) & 0x1); //set 0 - /* Program Leveling mode - CR93[SW_LVL_MODE] to ’b10 */ + /* Program Leveling mode - CR93[SW_LVL_MODE] to 'b10 */ clrsetbits_le32(&ddrmr->cr[93], DDRMC_CR93_SW_LVL_MODE(0x3), DDRMC_CR93_SW_LVL_MODE(0x2)); tmp = readl(&ddrmr->cr[93]); debug("RDLVL: SW_LVL_MODE:\t 0x%x\n", (tmp >> DDRMC_CR93_SW_LVL_MODE_OFF) & 0x3); - /* Start procedure - CR93[SWLVL_START] to ’b1 */ + /* Start procedure - CR93[SWLVL_START] to 'b1 */ sw_leveling_start; /* Poll CR94[SWLVL_OP_DONE] */ @@ -211,7 +211,7 @@ static int ddrmc_cal_dqs_to_dq(struct ddrmr_regs *ddrmr) 0xFFFF << DDRMC_CR105_RDLVL_DL_0_OFF, i << DDRMC_CR105_RDLVL_DL_0_OFF); - /* Load values CR93[SWLVL_LOAD] to ’b1 */ + /* Load values CR93[SWLVL_LOAD] to 'b1 */ sw_leveling_load_value; /* Poll CR94[SWLVL_OP_DONE] */ @@ -263,7 +263,7 @@ static int ddrmc_cal_dqs_to_dq(struct ddrmr_regs *ddrmr) 0xFFFF << DDRMC_CR110_RDLVL_DL_1_OFF, i << DDRMC_CR110_RDLVL_DL_1_OFF); - /* Load values CR93[SWLVL_LOAD] to ’b1 */ + /* Load values CR93[SWLVL_LOAD] to 'b1 */ sw_leveling_load_value; /* Poll CR94[SWLVL_OP_DONE] */ @@ -317,7 +317,7 @@ static int ddrmc_cal_dqs_to_dq(struct ddrmr_regs *ddrmr) sw_leveling_load_value; sw_leveling_op_done; - /* Exit procedure - CR94[SWLVL_EXIT] to ’b1 */ + /* Exit procedure - CR94[SWLVL_EXIT] to 'b1 */ sw_leveling_exit; /* Poll CR94[SWLVL_OP_DONE] */ diff --git a/arch/arm/mach-imx/mx6/clock.c b/arch/arm/mach-imx/mx6/clock.c index 1bdc568f9b14..e0da9c239584 100644 --- a/arch/arm/mach-imx/mx6/clock.c +++ b/arch/arm/mach-imx/mx6/clock.c @@ -714,10 +714,10 @@ void mxs_set_lcdclk(u32 base_addr, u32 freq) /* * Register: PLL_VIDEO * Bit Field: POST_DIV_SELECT - * 00 — Divide by 4. - * 01 — Divide by 2. - * 10 — Divide by 1. - * 11 — Reserved + * 00 - Divide by 4. + * 01 - Divide by 2. + * 10 - Divide by 1. + * 11 - Reserved * No need to check post_div(1) */ for (post_div = 2; post_div <= 4; post_div <<= 1) { diff --git a/arch/arm/mach-imx/mx7/psci-mx7.c b/arch/arm/mach-imx/mx7/psci-mx7.c index 699a2569cb72..0b71fa403446 100644 --- a/arch/arm/mach-imx/mx7/psci-mx7.c +++ b/arch/arm/mach-imx/mx7/psci-mx7.c @@ -631,9 +631,9 @@ __secure void psci_system_suspend(u32 __always_unused function_id, * Workaround: * If both CPU0/CPU1 are IDLE, the last IDLE CPU should * disable GIC first, then REG_BYPASS_COUNTER is used - * to mask wakeup INT, and then execute “wfi” is used to + * to mask wakeup INT, and then execute "wfi" is used to * bring the system into power down processing safely. - * The counter must be enabled as close to the “wfi” state + * The counter must be enabled as close to the "wfi" state * as possible. The following equation can be used to * determine the RBC counter value: * RBC_COUNT * (1/32K RTC frequency) >= diff --git a/arch/mips/mach-mscc/include/mach/ddr.h b/arch/mips/mach-mscc/include/mach/ddr.h index 3ba33d27c178..58c89d5e645a 100644 --- a/arch/mips/mach-mscc/include/mach/ddr.h +++ b/arch/mips/mach-mscc/include/mach/ddr.h @@ -225,7 +225,7 @@ #define VC3_MPAR_FAW VC3_MPAR_tFAW #define VC3_MPAR_BL 4 #define MSCC_MEMPARM_MR0 ((VC3_MPAR_RL - 4) << 4) | ((VC3_MPAR_tWR - 4) << 9) -/* ODT_RTT: “0x0040” for 120ohm, and “0x0004” for 60ohm. */ +/* ODT_RTT: "0x0040" for 120ohm, and "0x0004" for 60ohm. */ #define MSCC_MEMPARM_MR1 0x0040 #define MSCC_MEMPARM_MR2 ((VC3_MPAR_WL - 5) << 3) #define MSCC_MEMPARM_MR3 0 diff --git a/arch/mips/mach-octeon/include/mach/cvmx-helper-pki.h b/arch/mips/mach-octeon/include/mach/cvmx-helper-pki.h index ff32dab67b51..25e2877469a0 100644 --- a/arch/mips/mach-octeon/include/mach/cvmx-helper-pki.h +++ b/arch/mips/mach-octeon/include/mach/cvmx-helper-pki.h @@ -267,7 +267,7 @@ void cvmx_helper_pki_set_fcs_op(int node, int interface, int nports, int has_fcs * buffer separate from the work queue entry. Words following the * WQE in the same cache line will be zeroed, other lines in the * buffer will not be modified and will retain stale data (from the - * buffer’s previous use). This setting may decrease the peak PKI + * buffer's previous use). This setting may decrease the peak PKI * performance by up to half on small packets. */ void cvmx_helper_pki_set_wqe_mode(int node, bool pkt_outside_wqe); diff --git a/arch/mips/mach-octeon/include/mach/cvmx-pki.h b/arch/mips/mach-octeon/include/mach/cvmx-pki.h index c1feb55a1f01..d918f792eee5 100644 --- a/arch/mips/mach-octeon/include/mach/cvmx-pki.h +++ b/arch/mips/mach-octeon/include/mach/cvmx-pki.h @@ -110,8 +110,8 @@ enum cvmx_pki_wqe_vlan { CVMX_PKI_USE_FIRST_VLAN = 0, CVMX_PKI_USE_SECOND_VLAN } * Controls how the PKI statistics counters are handled * The PKI_STAT*_X registers can be indexed either by port kind (pkind), or * final style. (Does not apply to the PKI_STAT_INB* registers.) - * 0 = X represents the packet’s pkind - * 1 = X represents the low 6-bits of packet’s final style + * 0 = X represents the packet's pkind + * 1 = X represents the low 6-bits of packet's final style */ enum cvmx_pki_stats_mode { CVMX_PKI_STAT_MODE_PKIND, CVMX_PKI_STAT_MODE_STYLE }; @@ -880,7 +880,7 @@ int cvmx_pki_get_pkind_style(int node, int pkind); * buffer separate from the work queue entry. Words following the * WQE in the same cache line will be zeroed, other lines in the * buffer will not be modified and will retain stale data (from the - * buffer’s previous use). This setting may decrease the peak PKI + * buffer's previous use). This setting may decrease the peak PKI * performance by up to half on small packets. */ void cvmx_pki_set_wqe_mode(int node, u64 style, bool pkt_outside_wqe); diff --git a/arch/mips/mach-octeon/include/mach/cvmx-pko3.h b/arch/mips/mach-octeon/include/mach/cvmx-pko3.h index 86f89be855fe..bda607203f3f 100644 --- a/arch/mips/mach-octeon/include/mach/cvmx-pko3.h +++ b/arch/mips/mach-octeon/include/mach/cvmx-pko3.h @@ -366,7 +366,7 @@ enum cvmx_pko_memalg_e { */ MEMALG_SETRSLT = 2, /* [DSZ] = B64; mem = PKO_MEM_RESULT_S. */ MEMALG_ADD = 8, /* mem = mem + PKO_SEND_MEM_S[OFFSET] */ - MEMALG_SUB = 9, /* mem = mem – PKO_SEND_MEM_S[OFFSET] */ + MEMALG_SUB = 9, /* mem = mem - PKO_SEND_MEM_S[OFFSET] */ MEMALG_ADDLEN = 0xA, /* mem += [OFFSET] + PKO_SEND_HDR_S[TOTAL] */ MEMALG_SUBLEN = 0xB, /* mem -= [OFFSET] + PKO_SEND_HDR_S[TOTAL] */ MEMALG_ADDMBUF = 0xC, /* mem += [OFFSET] + mbufs_freed */ diff --git a/board/CZ.NIC/turris_mox/turris_mox.c b/board/CZ.NIC/turris_mox/turris_mox.c index 1a2f60e3d190..00114e6d9156 100644 --- a/board/CZ.NIC/turris_mox/turris_mox.c +++ b/board/CZ.NIC/turris_mox/turris_mox.c @@ -395,7 +395,7 @@ static void load_spi_dtb(void) return; /* - * SPI NOR "dtb" partition offset & size hardcoded for now because the + * SPI NOR "dtb" partition offset & size hardcoded for now because the * mtd subsystem does not offer finding the partition yet and we do not * want to reimplement OF partition parser here. */ diff --git a/board/amlogic/vim3/vim3.c b/board/amlogic/vim3/vim3.c index 43d7a8e84f62..a4850364f418 100644 --- a/board/amlogic/vim3/vim3.c +++ b/board/amlogic/vim3/vim3.c @@ -89,7 +89,7 @@ int meson_ft_board_setup(void *blob, struct bd_info *bd) /* * If in PCIe mode, alter DT - * 0：Enable USB3.0，Disable PCIE, 1：Disable USB3.0, Enable PCIE + * 0: Enable USB3.0, Disable PCIE, 1: Disable USB3.0, Enable PCIE */ if (ret > 0) { static char data[32] __aligned(4); diff --git a/board/bosch/acc/acc.c b/board/bosch/acc/acc.c index 34088adee47b..65c2f3567135 100644 --- a/board/bosch/acc/acc.c +++ b/board/bosch/acc/acc.c @@ -437,7 +437,7 @@ static const struct mx6_ddr3_cfg acc_mx6d_mem_ddr3_1066 = { .trcd = 1313, // 13.125ns .trcmin = 5063, // 50.625ns .trasmin = 3750, // 37.5ns - .SRT = 0, // Set to 1 for temperatures above 85°C + .SRT = 0, // Set to 1 for temperatures above 85 deg C }; static const struct mx6_ddr_sysinfo acc_mx6d_ddr_info = { diff --git a/board/bosch/shc/board.c b/board/bosch/shc/board.c index 962a485acd22..aebdfd4dfec0 100644 --- a/board/bosch/shc/board.c +++ b/board/bosch/shc/board.c @@ -115,7 +115,7 @@ static void __maybe_unused force_modules_running(void) gpio_direction_output(WIFI_REGEN_GPIO, 1); /* * Wait for Wi-Fi power regulator to reach a stable voltage - * (soft-start time, max. 350 µs) + * (soft-start time, max. 350 us) */ __udelay(350); diff --git a/board/bosch/shc/board.h b/board/bosch/shc/board.h index 4cc02f93c64b..a5e58186c9c1 100644 --- a/board/bosch/shc/board.h +++ b/board/bosch/shc/board.h @@ -154,7 +154,7 @@ static inline int board_is_series(void) #define HDR_FATC_LEN 12 /* -* SHC parameters held in On-Board I²C EEPROM device. +* SHC parameters held in On-Board I2C EEPROM device. * * Header Format * diff --git a/board/congatec/cgtqmx8/cgtqmx8.c b/board/congatec/cgtqmx8/cgtqmx8.c index 3b01354bb6b0..d8e5b1d69633 100644 --- a/board/congatec/cgtqmx8/cgtqmx8.c +++ b/board/congatec/cgtqmx8/cgtqmx8.c @@ -171,7 +171,7 @@ int board_mmc_init(struct bd_info *bis) * (U-Boot device node) (Physical Port) * mmc0 (onboard eMMC) USDHC1 * mmc1 (external SD card) USDHC2 - * mmc2 (onboard µSD) USDHC3 + * mmc2 (onboard uSD) USDHC3 */ for (i = 0; i < CFG_SYS_FSL_USDHC_NUM; i++) { switch (i) { @@ -196,7 +196,7 @@ int board_mmc_init(struct bd_info *bis) gpio_direction_input(USDHC1_CD_GPIO); break; case 2: - /* onboard µSD */ + /* onboard uSD */ if (!imx8_power_domain_lookup_name("conn_sdhc2", &pd)) power_domain_on(&pd); diff --git a/board/freescale/common/i2c_mux.c b/board/freescale/common/i2c_mux.c index 54f89e257609..d40b34f10397 100644 --- a/board/freescale/common/i2c_mux.c +++ b/board/freescale/common/i2c_mux.c @@ -12,7 +12,7 @@ /* * A new Kconfig option for something that used to always be built should be - * “default y”. + * "default y". */ #ifdef CONFIG_FSL_USE_PCA9547_MUX diff --git a/board/siemens/capricorn/board.c b/board/siemens/capricorn/board.c index 0d66a75bbfa1..b1d7e3b1c05a 100644 --- a/board/siemens/capricorn/board.c +++ b/board/siemens/capricorn/board.c @@ -156,14 +156,14 @@ int setup_gpr_fec(void) * 0: internal clock * 1: external clock ---> your choice for RMII * - * CLKDIV_SEL: it controls a div by 2 on the internal clock path à - * it should be don’t care when using external clock + * CLKDIV_SEL: it controls a div by 2 on the internal clock path a + * it should be don't care when using external clock * 0: non-divided clock * 1: clock divided by 2 * 50_DISABLE or 125_DISABLE: - * it’s used to disable the clock tree going outside the chip + * it's used to disable the clock tree going outside the chip * when reference clock is generated internally. - * It should be don’t care when reference clock is provided + * It should be don't care when reference clock is provided * externally. * 0: clock is enabled * 1: clock is disabled diff --git a/board/st/common/cmd_stboard.c b/board/st/common/cmd_stboard.c index cb103e69b369..c8c0bad5da16 100644 --- a/board/st/common/cmd_stboard.c +++ b/board/st/common/cmd_stboard.c @@ -9,7 +9,7 @@ * - "Commercial Product Name" (CPN): type of product board (DKX, EVX) * associated to the board ID "MBxxxx" * - "Finished Good" or "Finish Good" (FG): - * effective content of the product without chip STM32MP1xx (LCD, Wifi,…) + * effective content of the product without chip STM32MP1xx (LCD, Wifi,...) * - BOM: cost variant for same FG (for example, several provider of the same * component) * diff --git a/board/starfive/visionfive2/visionfive2-i2c-eeprom.c b/board/starfive/visionfive2/visionfive2-i2c-eeprom.c index ddef7d612358..5095a0e9fdb0 100644 --- a/board/starfive/visionfive2/visionfive2-i2c-eeprom.c +++ b/board/starfive/visionfive2/visionfive2-i2c-eeprom.c @@ -503,7 +503,7 @@ int mac_read_from_eeprom(void) * "---" * : 4Byte, should be the output of `date +%y%W` * : 8Byte, "D008" means 8GB, "D01T" means 1TB; - * "E000" means no eMMC，"E032" means 32GB, "E01T" means 1TB. + * "E000" means no eMMC, "E032" means 32GB, "E01T" means 1TB. * : 8Byte, the Unique Identifier of board in hex. */ if (!env_get("serial#")) @@ -533,7 +533,7 @@ u8 get_pcb_revision_from_eeprom(void) * get_ddr_size_from_eeprom - get the DDR size * pstr: VF7110A1-2228-D008E000-00000001 * VF7110A1/VF7110B1 : VisionFive JH7110A /VisionFive JH7110B - * D008:　8GB LPDDR4 + * D008: 8GB LPDDR4 * E000: No emmc device, ECxx: include emmc device, xx: Capacity size[GB] * return: the field of 'D008E000' */ diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cpg.c index dba009997a81..c8735d869cf9 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -313,9 +313,9 @@ static ulong rzg2l_sdhi_clk_set_rate(struct udevice *dev, const struct cpg_core_ /* * As per the HW manual, we should not directly switch from 533 MHz to - * 400 MHz and vice versa. To change the setting from 2’b01 (533 MHz) - * to 2’b10 (400 MHz) or vice versa, Switch to 2’b11 (266 MHz) first, - * and then switch to the target setting (2’b01 (533 MHz) or 2’b10 + * 400 MHz and vice versa. To change the setting from 2'b01 (533 MHz) + * to 2'b10 (400 MHz) or vice versa, Switch to 2'b11 (266 MHz) first, + * and then switch to the target setting (2'b01 (533 MHz) or 2'b10 * (400 MHz)). */ if (new_sel != SEL_SDHI_266MHz && prev_sel != SEL_SDHI_266MHz) { diff --git a/drivers/clk/stm32/clk-stm32-core.h b/drivers/clk/stm32/clk-stm32-core.h index 53c2b467ab87..f9ef07020055 100644 --- a/drivers/clk/stm32/clk-stm32-core.h +++ b/drivers/clk/stm32/clk-stm32-core.h @@ -178,7 +178,7 @@ int stm32_rcc_init(struct udevice *dev, * ------------------------------ ---------- * Each peripheral requires a bus interface clock, named ckg_bus_perx - * (for peripheral ‘x’). + * (for peripheral `x'). * Some peripherals (SAI, UART...) need also a dedicated clock for their * communication interface, this clock is generally asynchronous with respect to * the bus interface clock, and is named kernel clock (ckg_ker_perx). @@ -188,16 +188,16 @@ int stm32_rcc_init(struct udevice *dev, * the bus or the Kernel was enable. * * Example: - * 1) enable the bus clock - * --> bus_clk ref_counting = 1, gate_ref_count = 1 - * 2) enable the kernel clock - * --> perx_ker_ck ref_counting = 1, gate_ref_count = 2 - * 3) disable kernel clock - *  ---> perx_ker_ck ref_counting = 0, gate_ref_count = 1 - *  ==> then i will not gate because gate_ref_count > 0 - * 4) disable bus clock - * --> bus_clk ref_counting = 0, gate_ref_count = 0 - * ==> then i can gate (write in the register) because + * 1) enable the bus clock + * --> bus_clk ref_counting = 1, gate_ref_count = 1 + * 2) enable the kernel clock + * --> perx_ker_ck ref_counting = 1, gate_ref_count = 2 + * 3) disable kernel clock + * ---> perx_ker_ck ref_counting = 0, gate_ref_count = 1 + * ==> then i will not gate because gate_ref_count > 0 + * 4) disable bus clock + * --> bus_clk ref_counting = 0, gate_ref_count = 0 + * ==> then i can gate (write in the register) because * gate_ref_count = 0 */ diff --git a/drivers/led/led_lp5562.c b/drivers/led/led_lp5562.c index 431d7e10ab74..0c5f9bc43003 100644 --- a/drivers/led/led_lp5562.c +++ b/drivers/led/led_lp5562.c @@ -125,9 +125,9 @@ static int lp5562_led_reg_update(struct udevice *dev, int regnum, /* * Data sheet says "Delay between consecutive I2C writes to - * ENABLE register (00h) need to be longer than 488 μs + * ENABLE register (00h) need to be longer than 488 us * (typical)." and "Delay between consecutive I2C writes to - * OP_MODE register need to be longer than 153 μs (typ)." + * OP_MODE register need to be longer than 153 us (typ)." * * The linux driver does usleep_range(500, 600) and * usleep_range(200, 300), respectively. diff --git a/drivers/mtd/nand/raw/nand_ids.c b/drivers/mtd/nand/raw/nand_ids.c index 22ea5e2f9076..be60d6d9d995 100644 --- a/drivers/mtd/nand/raw/nand_ids.c +++ b/drivers/mtd/nand/raw/nand_ids.c @@ -62,7 +62,7 @@ struct nand_flash_dev nand_flash_ids[] = { { .id = {0xad, 0xde, 0x94, 0xda, 0x74, 0xc4} }, SZ_8K, SZ_8K, SZ_2M, NAND_NEED_SCRAMBLING, 6, 640, NAND_ECC_INFO(40, SZ_1K), 4 }, - {"H27QCG8T2E5R‐BCF 64G 3.3V 8-bit", + {"H27QCG8T2E5R-BCF 64G 3.3V 8-bit", { .id = {0xad, 0xde, 0x14, 0xa7, 0x42, 0x4a} }, SZ_16K, SZ_8K, SZ_4M, NAND_NEED_SCRAMBLING, 6, 1664, NAND_ECC_INFO(56, SZ_1K), 1 }, diff --git a/drivers/rng/stm32_rng.c b/drivers/rng/stm32_rng.c index 61d5ed615820..44e8a4607520 100644 --- a/drivers/rng/stm32_rng.c +++ b/drivers/rng/stm32_rng.c @@ -74,7 +74,7 @@ struct stm32_rng_plat { * Extracts from the STM32 RNG specification when RNG supports CONDRST. * * When a noise source (or seed) error occurs, the RNG stops generating - * random numbers and sets to “1” both SEIS and SECS bits to indicate + * random numbers and sets to "1" both SEIS and SECS bits to indicate * that a seed error occurred. (...) * * 1. Software reset by writing CONDRST at 1 and at 0 (see bitfield @@ -127,12 +127,12 @@ static int stm32_rng_conceal_seed_error_cond_reset(struct stm32_rng_plat *pdata) * Extracts from the STM32 RNG specification, when CONDRST is not supported * * When a noise source (or seed) error occurs, the RNG stops generating - * random numbers and sets to “1” both SEIS and SECS bits to indicate + * random numbers and sets to "1" both SEIS and SECS bits to indicate * that a seed error occurred. (...) * * The following sequence shall be used to fully recover from a seed * error after the RNG initialization: - * 1. Clear the SEIS bit by writing it to “0”. + * 1. Clear the SEIS bit by writing it to "0". * 2. Read out 12 words from the RNG_DR register, and discard each of * them in order to clean the pipeline. * 3. Confirm that SEIS is still cleared. Random number generation is diff --git a/drivers/soc/ti/k3-navss-ringacc.c b/drivers/soc/ti/k3-navss-ringacc.c index 7a2fbb0db6e8..ed39ff2fa4c7 100644 --- a/drivers/soc/ti/k3-navss-ringacc.c +++ b/drivers/soc/ti/k3-navss-ringacc.c @@ -418,7 +418,7 @@ void k3_nav_ringacc_ring_reset_dma(struct k3_nav_ring *ring, u32 occ) k3_ringacc_ring_reconfig_qmode_sci( ring, K3_NAV_RINGACC_RING_MODE_RING); /* - * 4. Ring the doorbell 2**22 – ringOcc times. + * 4. Ring the doorbell 2**22 - ringOcc times. * This will wrap the internal UDMAP ring state occupancy * counter (which is 21-bits wide) to 0. */ diff --git a/drivers/thermal/thermal_sandbox.c b/drivers/thermal/thermal_sandbox.c index acc364feb036..7dc0d108b8ca 100644 --- a/drivers/thermal/thermal_sandbox.c +++ b/drivers/thermal/thermal_sandbox.c @@ -12,7 +12,7 @@ int sandbox_thermal_get_temp(struct udevice *dev, int *temp) { - /* Simply return 100°C */ + /* Simply return 100 deg C */ *temp = 100; return 0; diff --git a/drivers/video/renesas-r61307.c b/drivers/video/renesas-r61307.c index 426fdc6224a0..986ebaf69b14 100644 --- a/drivers/video/renesas-r61307.c +++ b/drivers/video/renesas-r61307.c @@ -19,7 +19,7 @@ #include /* - * The datasheet is not publicly available, all values are + * The datasheet is not publicly available, all values are * taken from the downstream. If you have access to datasheets, * corrections are welcome. */ diff --git a/drivers/video/renesas-r69328.c b/drivers/video/renesas-r69328.c index d2f716946814..f14f7642d0a2 100644 --- a/drivers/video/renesas-r69328.c +++ b/drivers/video/renesas-r69328.c @@ -19,7 +19,7 @@ #include /* - * The datasheet is not publicly available, all values are + * The datasheet is not publicly available, all values are * taken from the downstream. If you have access to datasheets, * corrections are welcome. */ diff --git a/drivers/xen/pvblock.c b/drivers/xen/pvblock.c index 1df04e239ad0..9fc51d203e5e 100644 --- a/drivers/xen/pvblock.c +++ b/drivers/xen/pvblock.c @@ -79,7 +79,7 @@ struct blkfront_plat { }; /** - * struct blkfront_aiocb - AIO сontrol block + * struct blkfront_aiocb - AIO control block * @aio_dev: Blockfront device * @aio_buf: Memory buffer, which must be sector-aligned for * @aio_dev sector diff --git a/include/acpi/acpigen.h b/include/acpi/acpigen.h index 2c269ed6627e..3aa94d70b9ce 100644 --- a/include/acpi/acpigen.h +++ b/include/acpi/acpigen.h @@ -121,7 +121,7 @@ struct acpi_cstate { * * @percent: Percent of the core CPU operating frequency that will be * available when this throttling state is invoked - * @power: Throttling state’s maximum power dissipation (mw) + * @power: Throttling state's maximum power dissipation (mw) * @latency: Worst-case latency (uS) that the CPU is unavailable during a * transition from any throttling state to this throttling state * @control: Value to be written to the Processor Control Register @@ -920,7 +920,7 @@ void acpigen_write_pss_package(struct acpi_ctx *ctx, uint corefreq, uint power, * @ctx: ACPI context pointer * @domain: Dependency domain number to which this P state entry belongs * @numprocs: Number of processors belonging to the domain for this logical - * processor’s P-states + * processor's P-states * @coordtype: Coordination type */ void acpigen_write_psd_package(struct acpi_ctx *ctx, uint domain, uint numprocs, @@ -972,7 +972,7 @@ void acpigen_write_tss_package(struct acpi_ctx *ctx, * @ctx: ACPI context pointer * @domain: dependency domain number to which this T state entry belongs * @numprocs: Number of processors belonging to the domain for this logical - * processor’s T-states + * processor's T-states * @coordtype: Coordination type */ void acpigen_write_tsd_package(struct acpi_ctx *ctx, uint domain, uint numprocs, diff --git a/include/linux/mtd/mtd.h b/include/linux/mtd/mtd.h index 7a66c7af749d..ee18a63e4601 100644 --- a/include/linux/mtd/mtd.h +++ b/include/linux/mtd/mtd.h @@ -153,7 +153,7 @@ struct mtd_info { uint32_t flags; uint64_t size; // Total size of the MTD - /* "Major" erase size for the device. Naïve users may take this + /* "Major" erase size for the device. Naive users may take this * to be the only erase size available, or may use the more detailed * information below if they desire */ diff --git a/lib/crypto/x509_cert_parser.c b/lib/crypto/x509_cert_parser.c index a0f0689118f6..34de75a3ece3 100644 --- a/lib/crypto/x509_cert_parser.c +++ b/lib/crypto/x509_cert_parser.c @@ -535,7 +535,7 @@ int x509_process_extension(void *context, size_t hdrlen, * Decode an ASN.1 universal time or generalised time field into a struct the * kernel can handle and check it for validity. The time is decoded thus: * - * [RFC5280 §4.1.2.5] + * [RFC5280 paragraph 74.1.2.5] * CAs conforming to this profile MUST always encode certificate validity * dates through the year 2049 as UTCTime; certificate validity dates in * 2050 or later MUST be encoded as GeneralizedTime. Conforming