From patchwork Sat Jan 27 00:07:52 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Beno=C3=AEt_Th=C3=A9baudeau?= X-Patchwork-Id: 866665 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="X0LdTgRa"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3zSx2B0g6Vz9sNr for ; Sat, 27 Jan 2018 11:08:33 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751559AbeA0AIc (ORCPT ); Fri, 26 Jan 2018 19:08:32 -0500 Received: from mail-wr0-f196.google.com ([209.85.128.196]:43414 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751509AbeA0AIb (ORCPT ); Fri, 26 Jan 2018 19:08:31 -0500 Received: by mail-wr0-f196.google.com with SMTP id t16so1876286wrc.10; Fri, 26 Jan 2018 16:08:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ToZX3C229p0eIKCj1ZbZYJgJJeYSd4Y+HOrwK280DSg=; b=X0LdTgRaKaIFikE4TCVuOF+qucvpibA2rLUVBiEDN1lkS6gmGW30oz8zvZ6rsH4d+I WJkZZLjAKr4KPV1o5bZdDuzTzvK+PruPHLbNan59SiBqUErLXqryH1EdIAjRHTJMxHaI 5VBeXN/X6P48iFdoGxV6Oz1e5KFdtFmykX+1yH7BP3LHZjKvMe4oKvVdvOXbM77pY5Ku 2+Jasu/fWeTVUN4rlP/IvKv4p8V6VGAzc8dXQnq+SyNloaUYAKhRzSRTmqCPn+XQ8iid 09aqVwYMJrXxtAJV8GUINPgke7KhJ/fAweiHDEC6HkbuOsPlM67trv8UpNoNAdUGqDx4 XokQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ToZX3C229p0eIKCj1ZbZYJgJJeYSd4Y+HOrwK280DSg=; b=cAaU0PLym7Oee8GE23Jdr7PEe2QlxlI4jAtbG/6TLpBuxNo71aJ97QsJqVYKjAz6NC GaJZb7UySWQWpLoTmJROnZWb2L4JVhsrz9Z47hOa/fLG0OQ8ivPnwsrdKYONB4QFLCYZ 3aXaSZFeWAId5qxF7VcuqqsmCQYnWlY9W69XyObruDm93IgtVrVvMdWH74lNzz7OuML5 ypjbMbAd+h4kfGb15uau8FNviahua/F0RLiFYZvwI8A2X4T+bpC0tKsnoXNtqy9dqusJ pAXYmXIBaz0sMJ3K81ia3eJ0d/6sgFMTFTaV5cmOlEDJ7gy18Wgn3yudEGtD/oQUwDyS WMLw== X-Gm-Message-State: AKwxytci5gKN/SQVc+ohYA60e0cd0svY/FnXJ0vn5fwN5S2iDkQKGYnk SEBPgpCfH92Y2SOPyEGbh+oQGUWh X-Google-Smtp-Source: AH8x226SGn6WXLcANXc7hLXYDPn7RA5DN9Odrh/LY1EuoLb3YZoXyJspbcSDo0Oj0lkkQWJK2nJDrQ== X-Received: by 10.223.190.142 with SMTP id i14mr13704474wrh.111.1517011709959; Fri, 26 Jan 2018 16:08:29 -0800 (PST) Received: from localhost.localdomain (vno44-1-88-172-188-148.fbx.proxad.net. [88.172.188.148]) by smtp.gmail.com with ESMTPSA id k60sm1987025wrc.2.2018.01.26.16.08.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 26 Jan 2018 16:08:29 -0800 (PST) From: =?utf-8?q?Beno=C3=AEt_Th=C3=A9baudeau?= To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Russell King , Mark Rutland , Rob Herring , Fabio Estevam , Sascha Hauer , Shawn Guo Cc: =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Michael Nazzareno Trimarchi , =?utf-8?q?Beno=C3=AEt_Th=C3=A9baudeau?= Subject: [PATCH] ARM: dts: imx25-pinfunc: Always set SION for SD CMD Date: Sat, 27 Jan 2018 01:07:52 +0100 Message-Id: <20180127000752.2879-1-benoit.thebaudeau.dev@gmail.com> X-Mailer: git-send-email 2.14.1 MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The eSDHC does not work properly if the SION bit is not set for the bidirectional CMD signal, whatever the eSDHC instance and the selected pad. Therefore, setting SION is mandatory for all eSDHC CMD ports. Do this for MX25_PAD_*__SD*_CMD in imx25-pinfunc.h in order to enforce this behavior for all boards. This had already been done for eSDHC1, but not for eSDHC2. Also, define MX25_PAD_FEC_MDC__SDHC2_CMD so that all the possible cases are covered from now on. Signed-off-by: Benoît Thébaudeau Reviewed-by: Fabio Estevam --- arch/arm/boot/dts/imx25-pinfunc.h | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/imx25-pinfunc.h b/arch/arm/boot/dts/imx25-pinfunc.h index 6c63dca1b9b8..6cc71f7e1baa 100644 --- a/arch/arm/boot/dts/imx25-pinfunc.h +++ b/arch/arm/boot/dts/imx25-pinfunc.h @@ -236,7 +236,8 @@ #define MX25_PAD_LD8__LD8 0x0e8 0x2e0 0x000 0x00 0x000 #define MX25_PAD_LD8__UART4_RXD 0x0e8 0x2e0 0x570 0x02 0x000 #define MX25_PAD_LD8__FEC_TX_ERR 0x0e8 0x2e0 0x000 0x05 0x000 -#define MX25_PAD_LD8__SDHC2_CMD 0x0e8 0x2e0 0x4e0 0x06 0x000 +/* The eSDHC cannot work if SION is not set for the bidirectional CMD signal. */ +#define MX25_PAD_LD8__SDHC2_CMD 0x0e8 0x2e0 0x4e0 0x16 0x000 #define MX25_PAD_LD9__LD9 0x0ec 0x2e4 0x000 0x00 0x000 #define MX25_PAD_LD9__UART4_TXD 0x0ec 0x2e4 0x000 0x02 0x000 @@ -316,7 +317,8 @@ #define MX25_PAD_CSI_D5__CSPI3_RDY 0x12c 0x324 0x000 0x07 0x000 #define MX25_PAD_CSI_D6__CSI_D6 0x130 0x328 0x000 0x00 0x000 -#define MX25_PAD_CSI_D6__SDHC2_CMD 0x130 0x328 0x4e0 0x02 0x001 +/* The eSDHC cannot work if SION is not set for the bidirectional CMD signal. */ +#define MX25_PAD_CSI_D6__SDHC2_CMD 0x130 0x328 0x4e0 0x12 0x001 #define MX25_PAD_CSI_D6__SIM1_PD0 0x130 0x328 0x000 0x04 0x000 #define MX25_PAD_CSI_D6__GPIO_1_31 0x130 0x328 0x000 0x05 0x000 @@ -496,6 +498,8 @@ #define MX25_PAD_KPP_COL3__GPIO_3_4 0x1c4 0x3bc 0x000 0x05 0x000 #define MX25_PAD_FEC_MDC__FEC_MDC 0x1c8 0x3c0 0x000 0x00 0x000 +/* The eSDHC cannot work if SION is not set for the bidirectional CMD signal. */ +#define MX25_PAD_FEC_MDC__SDHC2_CMD 0x1c8 0x3c0 0x4e0 0x11 0x002 #define MX25_PAD_FEC_MDC__AUD4_TXD 0x1c8 0x3c0 0x464 0x02 0x001 #define MX25_PAD_FEC_MDC__GPIO_3_5 0x1c8 0x3c0 0x000 0x05 0x000