From patchwork Fri Sep 20 13:03:15 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165177 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="Wrvr8Xda"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYnb4RXMz9s00 for ; Fri, 20 Sep 2019 23:04:03 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 5489BC21E13; Fri, 20 Sep 2019 13:03:40 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 4268BC21D8A; Fri, 20 Sep 2019 13:03:25 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id BBAA0C21D65; Fri, 20 Sep 2019 13:03:23 +0000 (UTC) Received: from esa4.microchip.iphmx.com (esa4.microchip.iphmx.com [68.232.154.123]) by lists.denx.de (Postfix) with ESMTPS id 31B9BC21C27 for ; Fri, 20 Sep 2019 13:03:19 +0000 (UTC) Received-SPF: Pass (esa4.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa4.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa4.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: /czEW3CWg5XxgNWLy0bH85phFE/8PjnG4OF9GQY64p1qXVdWM4LkabNoty0btaK1aKCcm+MtA6 F2lewtFhnOQ4ntS88rlxthnXr9H3Bb8mnTLXQa3MaSf58mHkIs5t0v7sCVZhY5rJSzr7vGz4cu EY6CaP5eboTskv8kZdGolnDj2TxBH+qS1jPSId20hFJp29Pd1YzFLSJ4Av+qIlyVEtJT48nVex lTQ5XfQ4OxqxsUvuxTJEAIAmfevuh4uVzt/YQAVHFz2Q+BweSMl4+kiI6U/ivpMfoNq7/hDE7P 9pU= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="48688724" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:18 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:17 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:16 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kge1wjK6M7b1vdttMsxNAFf8tRasWcGcvzCbqdNUnnWoXS2/yTwtnnQt5yAdz5qeAKFQ6AUbvm3J3rN/t855H2ufLpvAU7ttsNUZZ2C2UGC00KHD0aD3Jr8ubR6qRQLpGObHRqngyFrOY9rI00itbYyWZI7VV5yFA/fQmQqvxaizfxwfA00apCRcQssqXyLoevQfNGDmPqk5SbgLm1lCOOGpRkEzRAclEAC3D96vPlF8noYlmqb3ei57ANhmWgu9Vew4EFxhlDGRHfciRVlVTvYYIUAlZ16CGwm8s8B5e/qg+Y2Lgy9iU7mJ2xxTgfLGVmLTdVDDWSwiMR/U2TjQTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SypY0/6TQAi6btAvX8zSjCb+6GH8Z/YAuC+VxdShzak=; b=UKYjCjvU3tsBFYqOTFheZRS/SXFkMuYSoHmi4ZR1l04e9Ranw5A7pkNI4wEx1MRWAwA7woB6zoMX6Tjw4L6RzT9FXUOLB39QJNxv3ExwzuRQDnnH+gvSg3ookAL3b3HuYjH4Ymxi6go+oNrp2d9CrWp+ff9LzRkjGD92gZniSYgeqoso1bJ3P/XEa2IaNJLPJUFLRFxAWfH+caUUyedtZFfXpiByJK8q+r+sSyUJfnZt0s8UcWyXRy7nW33ZAAQlpjAz9i8q5faeyAr+yZzFsWTAIzGnKhMjy2PASswalZ9BHRBhF2PHtm2IprhtgKPR4IK0AsluYo5W+KUCUcElaQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SypY0/6TQAi6btAvX8zSjCb+6GH8Z/YAuC+VxdShzak=; b=Wrvr8Xda1PY+rfgXbPKcldBZh0k6mgFMsm3yBwFC3nFp8M+y/8QaKKf25euo2mOUbq1RmgVMCx3Q9ZZWP9Uermn6gRWLSpAij/2anmSZBIMtleeLK6wnjiLmwhIPtl9GxQfgd0P0yTkFlbYB5+pwHD503tUrXQLTbL36BVKgKFs= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:16 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:16 +0000 From: To: , , Thread-Topic: [PATCH 01/12] ARM: at91: Add sam9x60 soc Thread-Index: AQHVb7PEPrULKYQGqkC/fbwIiMme9Q== Date: Fri, 20 Sep 2019 13:03:15 +0000 Message-ID: <20190920130301.26600-2-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 28d9a0b0-1dd1-447d-73c9-08d73dcae684 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:6108; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(30864003)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: PkFtlDUuzEZren/BO8IoedTdcsEn+r9pHDCraeM/SGaUhuqZB/xoAe1NUIEuk51B8hYuGPKJuHFfLyshMM6fUrYuflgpdWfbjreSJ785KqrjNp2pYzx/Z8tmHSMvAGUtizJmWuW9/pjhdK3s+qbCeczhjzvCTp14b6hh+FDMrWZjdzrz8RovVfqJdFOlZ3Fv77Ya2ZsQFAgw9Jo4iE3gqEFoeYpdUBO7Fd2tEnVvaGcTamqGzOApKW9mlFky8LptY/PHCIZWgcO/tpFrgVeqkKQcfRVJpE1HyK86adkdBhCBhKK+45j6KnLdrteQSyGVvdHwJzK2yYujlY2kb3jVNjOI06M3HwC4VdMeXBF4wLpC8nDBynqalRZV/qRirZg0wOeCW1Y8yRdW1yW8dFzxlMtw4Tg1iwrpaa+OzX6ELA4= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 28d9a0b0-1dd1-447d-73c9-08d73dcae684 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:15.8881 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: TZlAz5wxdhbH74XOD51AHHBCNZ4t8YZKUTpyTQmnJYYSdL44Z7QS7tfgWfrtdJJTWB3Eb5h22m5eEsFbep7Y/EWKqthEWmxkXCwFE+ISLYs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 01/12] ARM: at91: Add sam9x60 soc X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Sandeep Sheriker Mallikarjun Add new Microchip sam9x60 SoC based on an ARM926. Signed-off-by: Sandeep Sheriker Mallikarjun [tudor.ambarus@microchip.com: fix SFR definition] Signed-off-by: Tudor Ambarus --- arch/arm/mach-at91/Kconfig | 4 + arch/arm/mach-at91/arm926ejs/Makefile | 1 + arch/arm/mach-at91/arm926ejs/sam9x60_devices.c | 125 ++++++++++++++++++ arch/arm/mach-at91/include/mach/hardware.h | 2 + arch/arm/mach-at91/include/mach/sam9x60.h | 169 +++++++++++++++++++++++++ 5 files changed, 301 insertions(+) create mode 100644 arch/arm/mach-at91/arm926ejs/sam9x60_devices.c create mode 100644 arch/arm/mach-at91/include/mach/sam9x60.h diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig index 14343280793b..3cf13042b7b4 100644 --- a/arch/arm/mach-at91/Kconfig +++ b/arch/arm/mach-at91/Kconfig @@ -43,6 +43,10 @@ config AT91SAM9X5 bool select CPU_ARM926EJS +config SAM9X60 + bool + select CPU_ARM926EJS + config SAMA5D2 bool select CPU_V7A diff --git a/arch/arm/mach-at91/arm926ejs/Makefile b/arch/arm/mach-at91/arm926ejs/Makefile index 6b0b28957af5..8de6a2f9661e 100644 --- a/arch/arm/mach-at91/arm926ejs/Makefile +++ b/arch/arm/mach-at91/arm926ejs/Makefile @@ -14,6 +14,7 @@ obj-$(CONFIG_AT91SAM9M10G45) += at91sam9m10g45_devices.o obj-$(CONFIG_AT91SAM9G45) += at91sam9m10g45_devices.o obj-$(CONFIG_AT91SAM9N12) += at91sam9n12_devices.o obj-$(CONFIG_AT91SAM9X5) += at91sam9x5_devices.o +obj-$(CONFIG_SAM9X60) += sam9x60_devices.o obj-$(CONFIG_AT91_EFLASH) += eflash.o obj-$(CONFIG_AT91_LED) += led.o obj-y += clock.o diff --git a/arch/arm/mach-at91/arm926ejs/sam9x60_devices.c b/arch/arm/mach-at91/arm926ejs/sam9x60_devices.c new file mode 100644 index 000000000000..d463bbc78863 --- /dev/null +++ b/arch/arm/mach-at91/arm926ejs/sam9x60_devices.c @@ -0,0 +1,125 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries + */ + +#include +#include +#include +#include +#include + +unsigned int get_chip_id(void) +{ + /* The 0x40 is the offset of cidr in DBGU */ + return readl(ATMEL_BASE_DBGU + 0x40) & ~ARCH_ID_VERSION_MASK; +} + +unsigned int get_extension_chip_id(void) +{ + /* The 0x44 is the offset of exid in DBGU */ + return readl(ATMEL_BASE_DBGU + 0x44); +} + +unsigned int has_emac1(void) +{ + return cpu_is_sam9x60(); +} + +unsigned int has_emac0(void) +{ + return cpu_is_sam9x60(); +} + +unsigned int has_lcdc(void) +{ + return cpu_is_sam9x60(); +} + +char *get_cpu_name(void) +{ + unsigned int extension_id = get_extension_chip_id(); + + if (cpu_is_sam9x60()) { + switch (extension_id) { + case ARCH_EXID_SAM9X60: + return "SAM9X60"; + default: + return "Unknown CPU type"; + } + } else { + return "Unknown CPU type"; + } +} + +void at91_seriald_hw_init(void) +{ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 9, 1); /* DRXD */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 10, 1); /* DTXD */ + + at91_periph_clk_enable(ATMEL_ID_DBGU); +} + +void at91_mci_hw_init(void) +{ + /* Initialize the SDMMC0 */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 17, 1); /* CLK */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 16, 1); /* CMD */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 15, 1); /* DAT0 */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 18, 1); /* DAT1 */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 19, 1); /* DAT2 */ + at91_pio3_set_a_periph(AT91_PIO_PORTA, 20, 1); /* DAT3 */ + + at91_periph_clk_enable(ATMEL_ID_SDMMC0); +} + +#ifdef CONFIG_MACB +void at91_macb_hw_init(void) +{ + if (has_emac0()) { + /* Enable EMAC0 clock */ + at91_periph_clk_enable(ATMEL_ID_EMAC0); + /* EMAC0 pins setup */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 4, 0); /* ETXCK */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 3, 0); /* ERXDV */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 0, 0); /* ERX0 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 1, 0); /* ERX1 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 2, 0); /* ERXER */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 7, 0); /* ETXEN */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 9, 0); /* ETX0 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 10, 0); /* ETX1 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 5, 0); /* EMDIO */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 6, 0); /* EMDC */ + } + + if (has_emac1()) { + /* Enable EMAC1 clock */ + at91_periph_clk_enable(ATMEL_ID_EMAC1); + /* EMAC1 pins setup */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 29, 0); /* ETXCK */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 28, 0); /* ECRSDV */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 20, 0); /* ERXO */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 21, 0); /* ERX1 */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 16, 0); /* ERXER */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 27, 0); /* ETXEN */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 18, 0); /* ETX0 */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 19, 0); /* ETX1 */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 31, 0); /* EMDIO */ + at91_pio3_set_b_periph(AT91_PIO_PORTC, 30, 0); /* EMDC */ + } + +#ifndef CONFIG_RMII + /* Only emac0 support MII */ + if (has_emac0()) { + at91_pio3_set_a_periph(AT91_PIO_PORTB, 16, 0); /* ECRS */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 17, 0); /* ECOL */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 13, 0); /* ERX2 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 14, 0); /* ERX3 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 15, 0); /* ERXCK */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 11, 0); /* ETX2 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 12, 0); /* ETX3 */ + at91_pio3_set_a_periph(AT91_PIO_PORTB, 8, 0); /* ETXER */ + } +#endif +} +#endif diff --git a/arch/arm/mach-at91/include/mach/hardware.h b/arch/arm/mach-at91/include/mach/hardware.h index 3a7752b999f6..88acca854998 100644 --- a/arch/arm/mach-at91/include/mach/hardware.h +++ b/arch/arm/mach-at91/include/mach/hardware.h @@ -22,6 +22,8 @@ # include #elif defined(CONFIG_AT91SAM9N12) || defined(CONFIG_AT91SAM9X5) # include +#elif defined(CONFIG_SAM9X60) +# include #elif defined(CONFIG_SAMA5D2) # include #elif defined(CONFIG_SAMA5D3) diff --git a/arch/arm/mach-at91/include/mach/sam9x60.h b/arch/arm/mach-at91/include/mach/sam9x60.h new file mode 100644 index 000000000000..0f00a9ae871e --- /dev/null +++ b/arch/arm/mach-at91/include/mach/sam9x60.h @@ -0,0 +1,169 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Chip-specific header file for the SAM9X60 SoC. + * + * Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries + */ + +#ifndef __SAM9X60_H__ +#define __SAM9X60_H__ + +/* + * Peripheral identifiers/interrupts. + */ +#define ATMEL_ID_FIQ 0 /* Advanced Interrupt Controller */ +#define ATMEL_ID_SYS 1 /* System Controller Interrupt */ +#define ATMEL_ID_PIOA 2 /* Parallel I/O Controller A */ +#define ATMEL_ID_PIOB 3 /* Parallel I/O Controller B */ +#define ATMEL_ID_PIOC 4 /* Parallel I/O Controller C */ +#define ATMEL_ID_FLEXCOM0 5 /* FLEXCOM 0 */ +#define ATMEL_ID_FLEXCOM1 6 /* FLEXCOM 1 */ +#define ATMEL_ID_FLEXCOM2 7 /* FLEXCOM 2 */ +#define ATMEL_ID_FLEXCOM3 8 /* FLEXCOM 3 */ +#define ATMEL_ID_FLEXCOM6 9 /* FLEXCOM 6 */ +#define ATMEL_ID_FLEXCOM7 10 /* FLEXCOM 7 */ +#define ATMEL_ID_FLEXCOM8 11 /* FLEXCOM 8 */ +#define ATMEL_ID_SDMMC0 12 /* SDMMC 0 */ +#define ATMEL_ID_FLEXCOM4 13 /* FLEXCOM 4 */ +#define ATMEL_ID_FLEXCOM5 14 /* FLEXCOM 5 */ +#define ATMEL_ID_FLEXCOM9 15 /* FLEXCOM 9 */ +#define ATMEL_ID_FLEXCOM10 16 /* FLEXCOM 10 */ +#define ATMEL_ID_TC01 17 /* Timer Counter 0, 1, 2, 3, 4 and 5 */ +#define ATMEL_ID_PWM 18 /* Pulse Width Modulation Controller */ +#define ATMEL_ID_ADC 19 /* ADC Controller */ +#define ATMEL_ID_XDMAC0 20 /* XDMA Controller 0 */ +#define ATMEL_ID_MATRIX 21 /* BUS Matrix */ +#define ATMEL_ID_UHPHS 22 /* USB Host High Speed */ +#define ATMEL_ID_UDPHS 23 /* USB Device High Speed */ +#define ATMEL_ID_EMAC0 24 /* Ethernet MAC 0 */ +#define ATMEL_ID_LCDC 25 /* LCD Controller */ +#define ATMEL_ID_SDMMC1 26 /* SDMMC 1 */ +#define ATMEL_ID_EMAC1 27 /* Ethernet MAC `1 */ +#define ATMEL_ID_SSC 28 /* Synchronous Serial Controller */ +#define ATMEL_ID_IRQ 31 /* Advanced Interrupt Controller */ +#define ATMEL_ID_TRNG 38 /* True Random Number Generator */ +#define ATMEL_ID_PIOD 44 /* Parallel I/O Controller D */ +#define ATMEL_ID_DBGU 47 /* Debug unit */ + +/* + * User Peripheral physical base addresses. + */ +#define ATMEL_BASE_FLEXCOM4 0xf0000000 +#define ATMEL_BASE_FLEXCOM5 0xf0004000 +#define ATMEL_BASE_XDMA0 0xf0008000 +#define ATMEL_BASE_SSC 0xf0010000 +#define ATMEL_BASE_QSPI 0xf0014000 +#define ATMEL_BASE_CAN0 0xf8000000 +#define ATMEL_BASE_CAN1 0xf8004000 +#define ATMEL_BASE_TC0 0xf8008000 +#define ATMEL_BASE_TC1 0xf8008040 +#define ATMEL_BASE_TC2 0xf8008080 +#define ATMEL_BASE_TC3 0xf800c000 +#define ATMEL_BASE_TC4 0xf800c040 +#define ATMEL_BASE_TC5 0xf800c080 +#define ATMEL_BASE_FLEXCOM6 0xf8010000 +#define ATMEL_BASE_FLEXCOM7 0xf8014000 +#define ATMEL_BASE_FLEXCOM8 0xf8018000 +#define ATMEL_BASE_FLEXCOM0 0xf801c000 +#define ATMEL_BASE_FLEXCOM1 0xf8020000 +#define ATMEL_BASE_FLEXCOM2 0xf8024000 +#define ATMEL_BASE_FLEXCOM3 0xf8028000 +#define ATMEL_BASE_EMAC0 0xf802c000 +#define ATMEL_BASE_EMAC1 0xf8030000 +#define ATMEL_BASE_PWM 0xf8034000 +#define ATMEL_BASE_LCDC 0xf8038000 +#define ATMEL_BASE_UDPHS 0xf803c000 +#define ATMEL_BASE_FLEXCOM9 0xf8040000 +#define ATMEL_BASE_FLEXCOM10 0xf8044000 +#define ATMEL_BASE_ISI 0xf8048000 +#define ATMEL_BASE_ADC 0xf804c000 +#define ATMEL_BASE_SFR 0xf8050000 +#define ATMEL_BASE_SYS 0xffffc000 + +/* + * System Peripherals + */ +#define ATMEL_BASE_MATRIX 0xffffde00 +#define ATMEL_BASE_PMECC 0xffffe000 +#define ATMEL_BASE_PMERRLOC 0xffffe600 +#define ATMEL_BASE_MPDDRC 0xffffe800 +#define ATMEL_BASE_SMC 0xffffea00 +#define ATMEL_BASE_SDRAMC 0xffffec00 +#define ATMEL_BASE_AIC 0xfffff100 +#define ATMEL_BASE_DBGU 0xfffff200 +#define ATMEL_BASE_PIOA 0xfffff400 +#define ATMEL_BASE_PIOB 0xfffff600 +#define ATMEL_BASE_PIOC 0xfffff800 +#define ATMEL_BASE_PIOD 0xfffffa00 +#define ATMEL_BASE_PMC 0xfffffc00 +#define ATMEL_BASE_RSTC 0xfffffe00 +#define ATMEL_BASE_SHDWC 0xfffffe10 +#define ATMEL_BASE_PIT 0xfffffe40 +#define ATMEL_BASE_GPBR 0xfffffe60 +#define ATMEL_BASE_RTC 0xfffffea8 +#define ATMEL_BASE_WDT 0xffffff80 + +/* + * Internal Memory. + */ +#define ATMEL_BASE_ROM 0x00100000 /* Internal ROM base address */ +#define ATMEL_BASE_SRAM 0x00300000 /* Internal SRAM base address */ +#define ATMEL_BASE_UDPHS_FIFO 0x00500000 /* USB Device HS controller */ +#define ATMEL_BASE_OHCI 0x00600000 /* USB Host controller (OHCI) */ +#define ATMEL_BASE_EHCI 0x00700000 /* USB Host controller (EHCI) */ + +/* + * External memory + */ +#define ATMEL_BASE_CS0 0x10000000 +#define ATMEL_BASE_CS1 0x20000000 +#define ATMEL_BASE_CS2 0x30000000 +#define ATMEL_BASE_CS3 0x40000000 +#define ATMEL_BASE_CS4 0x50000000 +#define ATMEL_BASE_CS5 0x60000000 +#define ATMEL_BASE_SDMMC0 0x80000000 +#define ATMEL_BASE_SDMMC1 0x90000000 + +/* 9x60 series chip id definitions */ +#define ARCH_ID_SAM9X60 0x819b35a0 +#define ARCH_ID_VERSION_MASK 0x1f +#define ARCH_EXID_SAM9X60 0x00000000 + +#define cpu_is_sam9x60() (get_chip_id() == ARCH_ID_SAM9X60) + +/* + * Cpu Name + */ +#define ATMEL_CPU_NAME get_cpu_name() + +/* Timer */ +#define CONFIG_SYS_TIMER_COUNTER 0xfffffe4c + +/* + * Other misc defines + */ +#define ATMEL_PIO_PORTS 4 +#define CPU_HAS_PCR +#define CPU_NO_PLLB +#define PLL_ID_PLLA 0 +#define PLL_ID_UPLL 1 + +/* + * PMECC table in ROM + */ +#define ATMEL_PMECC_INDEX_OFFSET_512 0x8000 +#define ATMEL_PMECC_INDEX_OFFSET_1024 0x10000 + +/* + * SAM9X60 specific prototypes + */ +#ifndef __ASSEMBLY__ +unsigned int get_chip_id(void); +unsigned int get_extension_chip_id(void); +unsigned int has_emac1(void); +unsigned int has_emac0(void); +unsigned int has_lcdc(void); +char *get_cpu_name(void); +#endif + +#endif From patchwork Fri Sep 20 13:03:19 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165178 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="XZAaGqMr"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYpm0N3yz9s4Y for ; Fri, 20 Sep 2019 23:05:03 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 96257C21DD3; Fri, 20 Sep 2019 13:04:05 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id BF1FDC21E18; Fri, 20 Sep 2019 13:03:39 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id C1EFEC21DEC; Fri, 20 Sep 2019 13:03:31 +0000 (UTC) Received: from esa2.microchip.iphmx.com (esa2.microchip.iphmx.com [68.232.149.84]) by lists.denx.de (Postfix) with ESMTPS id EAFD9C21D4A for ; Fri, 20 Sep 2019 13:03:22 +0000 (UTC) Received-SPF: Pass (esa2.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa2.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa2.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa2.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa2.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: wieDNwgtU+ivijNm4t+TBYdv4m+1WJrcT1AK1FmgsHCWv5afQAO5Dgz8s9StNG/O8fmSUK7lgO cKZ0VeT0N/YE6S9ZdBrAz/Iqe0aqT/Eu9vivp0w/b7YmFMJHHBT2/aA86QGmgH/cykFx0MvRXj x2dUW06mz2Zp5UnlMJ8WNwNLr2fRozUSOnZ9/WdSXoEFPzrBGP4FCra/1wdVH4YZKIDIBwCGh8 BuBnOXXoPE3OmshKdCyiuVuDuqV6TiudcE22fiiG3oqjol0FXVK0gRw2BBuNZ3x9H/emAp6bAD I6g= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="49698086" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:20 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:20 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:20 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ewvBl3/MofXvovyhnrkKcG7Sw1QEqKneb/gBddP5MI0imMCbnshSRq0RxbSkQAVy4pKJKu/npN7mg+aHKItQ2EcAZhhvYbu06TOQGO9/Fp+wpJRRfUn8rw9LVk+jflyIuMHyvZbAt/wJoPaFmc+/dd8s3kE9l7hNieKaNLXHAh2qWxXOeChkbP5ERsZiGg2Aokff0lUFB3xqskpC2TobOMlA+o5ALLbOS9V90105TognrhGIC3RL4QDcUuUeQ/RzZCkNul9TGkfDMRcL+bWtaSZsWFD86yG2PWzmPRga1Tk6tA9zCvdIaUnfiyRuNGnaHIHgGatCpnX9ffTMfh+ntQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=35jllGD2gz+mVWuggMFHWcArNLf6c1M2NsnWNIlGF/8=; b=UfwjQh2spGItSzcOEJKkrkGrZeFyxBg7wTCILJISZZfOhJloQEA9hatR4K/oXVZ/U8UuWVPRPwxJAfcun/rkmLkzpNXJjfcEx7j2hU7Bole0BvWKL609HiIANAzKI4NV3kNUFr7Bf1ZtBmKKhNLpcrLX0TvCoEGshhJ4oS0er+7cITzMjLzenQGzkhCe+ehZFkuG8hy1X1vePJCXr+m9wsyfEOM+Zwi60OivWd2BT073Vncm5ouWJVyFT7EgakyQbw7acMxnStsSkuoUuzgag8rHDpV1QKGj6oak97Lwwc/4ykqlQeo65BZPO28OhuC3uZ0N5dNqvne09i6705FQug== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=35jllGD2gz+mVWuggMFHWcArNLf6c1M2NsnWNIlGF/8=; b=XZAaGqMrIzdvrhZWFqGPk2gsg6a1u90EoCeTDqMPSI8HPzi8iGArCDYISEnPgDN9/Xha854IpxFjBIIdgcj/d7rxsp8v3bqZOP62azOvFDgm2GB3NOVL8NlkCyzNVIZw4iuoDUQ4CMexzJIY38q4AUKFiDVm6wQz8BP0AeXAnrk= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:19 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:19 +0000 From: To: , , Thread-Topic: [PATCH 02/12] ARM: dts: Add dts files for sam9x60ek Thread-Index: AQHVb7PGxoPDmkTxj0uxFS8/GuJ3YA== Date: Fri, 20 Sep 2019 13:03:19 +0000 Message-ID: <20190920130301.26600-3-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: beb9b2ec-073e-4236-cca9-08d73dcae878 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:1186; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001)(138113003); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: 5zfDhjoTaBMQc6ZADgGX0Qbzujzo7tMF9EdhtuxWX7oK3J2JXWPwuT7C2gnCn2wSHBl0Wu/9ytqp85PHgHAPYY6fkKfiCdkNb/uvQ/DZ/hzgh3bVlPZMiO4syC+Px4GpKNLsok/5Pj5GjjUeAnra+sHeaP6LQbqQ7n+0hQ4CoXhOyJ9VROcja9hS7yEmJRC6/rb2mBXLbRnnVhXlP3YWFZp1ZjsI8ak1gQ3eXRV9krDRonMrjJDjHvIZytvu1o4WHXFPMqWdy1ybJfWWkzCOnbA3wv+hSRyIGamaUqXeOGMt17OL5ytszlDKepz6yGbDD+VBl3k38uI4VlBgj2Gi7wfZ76I9aem1ylAk7WZXBI0I9m+HP04+TJ6tsr+Try/wQCaMBbC9UGhzLIsS9za5Lwjpuh/bZUCjGlHkUq0yz6o= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: beb9b2ec-073e-4236-cca9-08d73dcae878 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:19.1761 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: P3EMxwtOm3jlnoG84LewL+NQZf5+qGvsHgFBIh+Y9qO6yga1tdvzYRj/aCP4IGzyrG46scfP1CLhEh7Em8d4Dr2MbH9XCoVNmSkbFo1WK1g= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 02/12] ARM: dts: Add dts files for sam9x60ek X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Sandeep Sheriker Mallikarjun add device tree files for sam9x60ek board with below changes. - Add initial device nodes (pmc, pinctrl, sdhc, dbgu & pit) - Add the reg property for the pinctrl node. - Add the "u-boot,dm-pre-reloc" property to determine which nodes are used by the board_init_f stage. Signed-off-by: Sandeep Sheriker Mallikarjun [prasanthi.chellakumar@microchip.com: fix style/whitespace issues] Signed-off-by: Prasanthi Chellakumar [nicolas.ferre@microchip.com: - fix gclk, - fix pio/pinctrl controller definition and allow to have more than only PIOA for this SoC, - removing pinctrl address] Signed-off-by: Nicolas Ferre [claudiu.beznea@microchip.com: - use SAM9X60's compatible for pinctrl - add drive strength and slew rate options for SDMMC0 pins.] Signed-off-by: Claudiu Beznea [tudor.ambarus@microchip.com: - u-boot,dm-pre-reloc property in dedicated file, - fix pit len, starts from 0xFFFFFE40 and it is of len 0x10] Signed-off-by: Tudor Ambarus --- arch/arm/dts/Makefile | 2 + arch/arm/dts/sam9x60.dtsi | 225 +++++++++++++++++++++++++++++++++++++ arch/arm/dts/sam9x60ek-u-boot.dtsi | 104 +++++++++++++++++ arch/arm/dts/sam9x60ek.dts | 19 ++++ 4 files changed, 350 insertions(+) create mode 100644 arch/arm/dts/sam9x60.dtsi create mode 100644 arch/arm/dts/sam9x60ek-u-boot.dtsi create mode 100644 arch/arm/dts/sam9x60ek.dts diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 250b9ba505aa..52027786ef50 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -690,6 +690,8 @@ dtb-$(CONFIG_TARGET_AT91SAM9X5EK) += \ at91sam9x25ek.dtb \ at91sam9x35ek.dtb +dtb-$(CONFIG_TARGET_SAM9X60EK) += sam9x60ek.dtb + dtb-$(CONFIG_TARGET_AT91SAM9N12EK) += at91sam9n12ek.dtb dtb-$(CONFIG_TARGET_GARDENA_SMART_GATEWAY_AT91SAM) += \ diff --git a/arch/arm/dts/sam9x60.dtsi b/arch/arm/dts/sam9x60.dtsi new file mode 100644 index 000000000000..e880dc0068df --- /dev/null +++ b/arch/arm/dts/sam9x60.dtsi @@ -0,0 +1,225 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * sam9x60.dtsi - Device Tree Include file for SAM9X60 SoC. + * + * Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries + * + * Author: Sandeep Sheriker M + */ + +#include "skeleton.dtsi" +#include +#include +#include +#include +#include + +/{ + model = "Microchip SAM9X60 SoC"; + compatible = "microchip,sam9x60"; + + aliases { + serial0 = &dbgu; + gpio0 = &pioA; + gpio1 = &pioB; + }; + + clocks { + slow_xtal: slow_xtal { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + + main_xtal: main_xtal { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + }; + + ahb { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + sdhci0: sdhci-host@80000000 { + compatible = "microchip,sam9x60-sdhci"; + reg = <0x80000000 0x300>; + clocks = <&sdhci0_clk>, <&sdhci0_gclk>, <&main>; + clock-names = "hclock", "multclk", "baseclk"; + bus-width = <4>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_sdhci0>; + }; + + apb { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + dbgu: serial@fffff200 { + compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart"; + reg = <0xfffff200 0x200>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_dbgu>; + clocks = <&dbgu_clk>; + clock-names = "usart"; + }; + + pinctrl { + #address-cells = <1>; + #size-cells = <1>; + compatible = "microchip,sam9x60-pinctrl", "simple-bus"; + ranges = <0xfffff400 0xfffff400 0x800>; + reg = <0xfffff400 0x200 /* pioA */ + 0xfffff600 0x200 /* pioB */ + 0xfffff800 0x200 /* pioC */ + 0xfffffa00 0x200>; /* pioD */ + + /* shared pinctrl settings */ + dbgu { + pinctrl_dbgu: dbgu-0 { + atmel,pins = + ; + }; + }; + + sdhci0 { + pinctrl_sdhci0: sdhci0 { + atmel,pins = + ; /* PA20 DAT3 periph A with pullup */ + }; + }; + }; + + pioA: gpio@fffff400 { + compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; + reg = <0xfffff400 0x200>; + #gpio-cells = <2>; + gpio-controller; + clocks = <&pioA_clk>; + }; + + pioB: gpio@fffff600 { + compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; + reg = <0xfffff600 0x200>; + #gpio-cells = <2>; + gpio-controller; + clocks = <&pioB_clk>; + }; + + pmc: pmc@fffffc00 { + compatible = "atmel,at91sam9x5-pmc"; + reg = <0xfffffc00 0x200>; + #address-cells = <1>; + #size-cells = <0>; + + main: mainck { + compatible = "atmel,at91sam9x5-clk-main"; + #clock-cells = <0>; + }; + + plla: pllack { + compatible = "microchip,sam9x60-clk-pll"; + #clock-cells = <0>; + clocks = <&main>; + reg = <0>; + atmel,clk-input-range = <8000000 24000000>; + #atmel,pll-clk-output-range-cells = <4>; + atmel,pll-clk-output-ranges = <140000000 1200000000 0 0>; + }; + + mck: masterck { + compatible = "atmel,at91sam9x5-clk-master"; + #clock-cells = <0>; + clocks = <&md_slck>, <&main>, <&plla>; + atmel,clk-output-range = <140000000 200000000>; + atmel,clk-divisors = <1 2 4 6>; + }; + + periph: periphck { + compatible = "microchip,sam9x60-clk-peripheral"; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&mck>; + + pioA_clk: pioA_clk { + #clock-cells = <0>; + reg = <2>; + }; + + pioB_clk: pioB_clk { + #clock-cells = <0>; + reg = <3>; + }; + + sdhci0_clk: sdhci0_clk { + #clock-cells = <0>; + reg = <12>; + }; + + dbgu_clk: dbgu_clk { + #clock-cells = <0>; + reg = <47>; + }; + }; + + generic: gck { + compatible = "microchip,sam9x60-clk-generated"; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&md_slck>, <&td_slck>, <&main>, <&mck>, <&plla>; + + sdhci0_gclk: sdhci0_gclk { + #clock-cells = <0>; + reg = <12>; + }; + }; + }; + + pit: timer@fffffe40 { + compatible = "atmel,at91sam9260-pit"; + reg = <0xfffffe40 0x10>; + clocks = <&mck>; + }; + + slowckc: sckc@fffffe50 { + compatible = "atmel,at91sam9x5-sckc"; + reg = <0xfffffe50 0x4>; + + slow_osc: slow_osc { + compatible = "atmel,at91sam9x5-clk-slow-osc"; + #clock-cells = <0>; + clocks = <&slow_xtal>; + }; + + slow_rc_osc: slow_rc_osc { + compatible = "atmel,at91sam9x5-clk-slow-rc-osc"; + #clock-cells = <0>; + clock-frequency = <32768>; + }; + + td_slck: td_slck { + compatible = "atmel,at91sam9x5-clk-slow"; + #clock-cells = <0>; + clocks = <&slow_rc_osc>, <&slow_osc>; + }; + + md_slck: md_slck { + compatible = "atmel,at91sam9x5-clk-slow"; + #clock-cells = <0>; + clocks = <&slow_rc_osc>; + }; + }; + }; + }; +}; diff --git a/arch/arm/dts/sam9x60ek-u-boot.dtsi b/arch/arm/dts/sam9x60ek-u-boot.dtsi new file mode 100644 index 000000000000..68e220926e5e --- /dev/null +++ b/arch/arm/dts/sam9x60ek-u-boot.dtsi @@ -0,0 +1,104 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * sam9x60-u-boot.dts - Device Tree file for SAM9X60 SoC. + * + * Copyright (C) 2019 Microchip Technology Inc. and its subsidiaries + */ + +/ { + chosen { + u-boot,dm-pre-reloc; + }; + + ahb { + u-boot,dm-pre-reloc; + + apb { + u-boot,dm-pre-reloc; + + pinctrl { + u-boot,dm-pre-reloc; + }; + }; + }; +}; + +&sdhci0 { + u-boot,dm-pre-reloc; +}; + +&dbgu { + u-boot,dm-pre-reloc; +}; + +&pinctrl_dbgu { + u-boot,dm-pre-reloc; +}; + +&pinctrl_sdhci0 { + u-boot,dm-pre-reloc; +}; + +&pioA { + u-boot,dm-pre-reloc; +}; + +&pmc { + u-boot,dm-pre-reloc; +}; + +&main { + u-boot,dm-pre-reloc; +}; + +&plla { + u-boot,dm-pre-reloc; +}; + +&mck { + u-boot,dm-pre-reloc; +}; + +&periph { + u-boot,dm-pre-reloc; +}; + +&pioA_clk { + u-boot,dm-pre-reloc; +}; + +&sdhci0_clk { + u-boot,dm-pre-reloc; +}; + +&dbgu_clk { + u-boot,dm-pre-reloc; +}; + +&generic { + u-boot,dm-pre-reloc; +}; + +&sdhci0_gclk { + u-boot,dm-pre-reloc; +}; + +&slowckc { + u-boot,dm-pre-reloc; +}; + +&slow_osc { + u-boot,dm-pre-reloc; +}; + +&slow_rc_osc { + u-boot,dm-pre-reloc; +}; + +&td_slck { + u-boot,dm-pre-reloc; +}; + +&md_slck { + u-boot,dm-pre-reloc; +}; diff --git a/arch/arm/dts/sam9x60ek.dts b/arch/arm/dts/sam9x60ek.dts new file mode 100644 index 000000000000..e64566ec8e58 --- /dev/null +++ b/arch/arm/dts/sam9x60ek.dts @@ -0,0 +1,19 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * sam9x60ek.dts - Device Tree file for SAM9X60 EK board + * + * Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries + * + * Author: Sandeep Sheriker M + */ +/dts-v1/; +#include "sam9x60.dtsi" + +/ { + model = "Microchip SAM9X60-Ek"; + compatible = "microchip,sam9x60ek", "microchip,sam9x60", "atmel,at91sam9"; + + chosen { + stdout-path = &dbgu; + }; +}; From patchwork Fri Sep 20 13:03:22 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165186 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="GVTJ73XH"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYvX0KTDz9sN1 for ; Fri, 20 Sep 2019 23:09:11 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 88E72C21E2F; Fri, 20 Sep 2019 13:04:40 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id E4F3EC21E31; Fri, 20 Sep 2019 13:03:51 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 30EB4C21D72; Fri, 20 Sep 2019 13:03:33 +0000 (UTC) Received: from esa4.microchip.iphmx.com (esa4.microchip.iphmx.com [68.232.154.123]) by lists.denx.de (Postfix) with ESMTPS id F1ABCC21C51 for ; Fri, 20 Sep 2019 13:03:28 +0000 (UTC) Received-SPF: Pass (esa4.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa4.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa4.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: RJ47m89l1Ff5+2e64WaJQxuMoc5WLGMw4opdo9r1jTuIQ9MV0Jm1OW67bCZcrg888ie4tc6g9d vl8Nigh8VJhsO0ONDq6o7r+n2GuHxuZWLgS3QKm91JssdWWE3DWSb/VhIggFg2ZmeKGA/Wuzuu YidVsnNv6+6uKTQuNn+66FY/1URJBz+6w5G2Hec6uLLzCVIVYN4zOvFZtjvU4oNQjllCLlDmfj 2Mm28Or54DgV6hZ+5JhlH+uKijtK3CUEXbhNX4OmGSlDvE2f1qJLNjQN8/cbJbqNHBruzYKa7S sRU= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="48688757" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:25 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:24 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:23 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AjtX+k/76I4IVoQ8HNaFq1DuRfU6vK7+8owhsMAxnLJ8dBRBVygHIqu0FTuAaMJo0WJa0Sw8bbJ/fRjrsh2/YUXeyL+PMX9GQYeep89C7vV4wAbOl/qToWntg/jHA/qNBdLWV1Fni6joWt9DHiBNmmsbT1O6MIdtuEiTW4Ak+KVqOSoLNjCVWfO/dz8RoeHMpkTMXhNXv7QRr3uUN4enlwyIVsrQDbJTPs2PsL5HVJnC0nJ/A6EOdQqjEtz67OwzmDi5v1i7nWyxgD3o2Y7Eid6p2zRQSJsZQIZvlTAw0/dW+6UMSZ4faBpq8b9Jk6NePP27I2hOzrDnCOnEEX8yHQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=CP9qA4NK8LOvVDIOYbdKYFTyCW6mk9C0jijHo+KY4ds=; b=CjHCnhpdJ41ZwAkBACn0DlL1o6bN4Vz32WiXCN6nBpU2jFg/sZXrDXe4728AoIdVNWoA6eCpdrS6SEZhP/Mcj0BDSxXv/o3tvgw4KTmydj+0LEczMxqLmkGyu/CWCCBJ+LFuUa0d+1sG5LEn9RW4j1ZE69rL7mH6kGM6LVrxFKhmTFzLtc7dp6sVX7eQU95StiojIWmg0BjY9BPgk9Xd342kkgRTatvg7ltV64srSIz/hlBCwwG+9i7y5I101x3iRqND0A/B1RKRj+Rw9AI5HI+NwdZJxR8ZMC+O87dnDHwtO+Bqc0ildTvi/6ZuWzCavSlJRRA0y/G/sdwxE6yg7Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=CP9qA4NK8LOvVDIOYbdKYFTyCW6mk9C0jijHo+KY4ds=; b=GVTJ73XHhZabo67r7koK1IayKGGJyfB3b544J4436K/xKxLpNardh9/Sk2HAvvDO1rfxO4PzDLFw5XqJMXqzvVzYhAa+vSJJQyI5K7kQLvIO0X3bfyd0yaVHDTFgUiOXuyfH7qUCx2fWDTThvwiCWhrYV+0MdzOznh68Uz/dAuc= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:22 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:22 +0000 From: To: , , Thread-Topic: [PATCH 03/12] ARM: dts: at91: sam9x60: Add macb0 Ethernet controller Thread-Index: AQHVb7PHzAavlb8+JEaRon3ZYa3u1Q== Date: Fri, 20 Sep 2019 13:03:22 +0000 Message-ID: <20190920130301.26600-4-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 4b3735da-596c-49e3-ad3e-08d73dcaea5c x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:341; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(14444005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: MevM9i7A3p27ZXogd67YxKS2OwfrjFUAji2EXyMUf9bdq6tmKK22wkYVMY3S8JVpaEkzDQU0ib0Dh3B8f12PdNUvIC/0maAaD0phAtFLdHS2qLHuFI5RA/INWI5EvGHKtZgK3sWoitqFiMnHHMIBRVrfGcLuNIO5VWh7seoO7XmaKsu4LtnBg9npgQOR4lNnaLM7i0gc8jSiejMutTGjo/ipS2jiu7qNkbkGJyV01F7Ly669Y1+UlyoSmVqlXiyQQZF9Ul/wkck8SxIS88zBZnqusiFrJlc8ITFwsQFOJ8cUZZTS6UgMxK+MmRzsEVZLk86/ISneK8L9pyoiGWV6LeTIsvtTBw7cjsrpsd5647lYlg+T54drAeuQmvx94v7AqFKK6GCnBxiKbwrckqD/yoj+36NTEuOql51j+xs7F4s= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 4b3735da-596c-49e3-ad3e-08d73dcaea5c X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:22.2853 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: QtCMySArygOX5a3NCq47F1W7JzTJmgQVNz0okE+oyJ5dlWSpU/wfyheSwQOLh1j46aqr5zfmAse5ghkJYCWfhEHaMTTHxQyBplg7BgsAHHE= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 03/12] ARM: dts: at91: sam9x60: Add macb0 Ethernet controller X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Nicolas Ferre Add Ethernet controller to dtsi file and enable it on sam9x60ek platform connected with rmii. Signed-off-by: Nicolas Ferre --- arch/arm/dts/sam9x60.dtsi | 31 +++++++++++++++++++++++++++++++ arch/arm/dts/sam9x60ek.dts | 5 +++++ 2 files changed, 36 insertions(+) diff --git a/arch/arm/dts/sam9x60.dtsi b/arch/arm/dts/sam9x60.dtsi index e880dc0068df..a66d0a278a87 100644 --- a/arch/arm/dts/sam9x60.dtsi +++ b/arch/arm/dts/sam9x60.dtsi @@ -60,6 +60,16 @@ #size-cells = <1>; ranges; + macb0: ethernet@f802c000 { + compatible = "cdns,sam9x60-macb", "cdns,macb"; + reg = <0xf802c000 0x100>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_macb0_rmii>; + clock-names = "hclk", "pclk"; + clocks = <&macb0_clk>, <&macb0_clk>; + status = "disabled"; + }; + dbgu: serial@fffff200 { compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart"; reg = <0xfffff200 0x200>; @@ -88,6 +98,22 @@ }; }; + macb0 { + pinctrl_macb0_rmii: macb0_rmii-0 { + atmel,pins = + ; /* PB10 periph A */ + }; + }; + sdhci0 { pinctrl_sdhci0: sdhci0 { atmel,pins = @@ -171,6 +197,11 @@ #clock-cells = <0>; reg = <47>; }; + + macb0_clk: macb0_clk { + #clock-cells = <0>; + reg = <24>; + }; }; generic: gck { diff --git a/arch/arm/dts/sam9x60ek.dts b/arch/arm/dts/sam9x60ek.dts index e64566ec8e58..6fe9f19f0bc7 100644 --- a/arch/arm/dts/sam9x60ek.dts +++ b/arch/arm/dts/sam9x60ek.dts @@ -17,3 +17,8 @@ stdout-path = &dbgu; }; }; + +&macb0 { + phy-mode = "rmii"; + status = "okay"; +}; From patchwork Fri Sep 20 13:03:25 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165179 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="inHyiLfX"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYqC06gSz9s4Y for ; Fri, 20 Sep 2019 23:05:26 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 8CAEBC21C51; Fri, 20 Sep 2019 13:04:25 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 61374C21DAF; Fri, 20 Sep 2019 13:03:49 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id AE56FC21E1E; Fri, 20 Sep 2019 13:03:35 +0000 (UTC) Received: from esa4.microchip.iphmx.com (esa4.microchip.iphmx.com [68.232.154.123]) by lists.denx.de (Postfix) with ESMTPS id AA224C21E1A for ; Fri, 20 Sep 2019 13:03:31 +0000 (UTC) Received-SPF: Pass (esa4.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa4.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa4.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: Uo6xH/EhjsRR2Eb9I/bqeHcnhF/RvXGCTkYkZka4YZK8k3OpIrXDXPMtW4ydYlBjuFQ9URp6ns 8Eq39oLTW3l9ZTqPWVdLsGt/4MSyE0WAQheVefoGb9bLc0WjtUlnXZ8wVOqmHkEkqYuJJB3Dzd Y+MMb6azGLbN29iKkCMLzRYeBmt500+u6og7NjTCu4nKSdOPMcWzpEzI2Bogm8OSeB4NqOHttL N6sm+BOhXS9xDlRXFzPirsLEuT4ZSi5FN+uHz3y525V5o3Q+LhstqsGCehh4i5+uYvH7ISPuiO Zac= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="48688810" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:29 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:27 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:27 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ebPriFG5PrzZinGVKZky778tlPOsH47VRJdoL1wPqAVDb5maumPeI8BLK+aYOM6hq8U2stBnGTlCtZotIJx4lQVaG6+P36jJOQxKxIl34l3c106lXtzIoqRpbFLNkfheVvMF3L/+1mCfFfS3H8ZASPNNLp9EcmKaEuMpKFjhNztj2fvQ2rfYnJcK12nDfdYdTh26OWRwX5hk9k7DsgZK+C/sIasMPZ94c0wLz7cyDuGrfwFmPpI4aXIJhaf14ZsKq59Dh+5dUaHs1ymmMMiJF/FAL4Gj+jCzquSBWtlJYNLpa5YnuXUdAbRY7rGJRxrabAI0jYvJnjMRvG3H0n1sTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0Dm+hYvK/4fwOS+j0pn19tIc8AfbhdlgIULP2zg6VO0=; b=JN9UlnSOa3IZuQwTl7c3hr1J30Bmyg+uTrh/rGKFDduGr7r+woFZPh70fgYjJAaVVi8XgrAZs5VeZIYFvmd1YKpqTEOlnBvXa6Bem4B5re8aL3xAJZ5YwXRMdgxglKxzVnfTixqf66Xf3HCAQRsbUatigR/WBq66YE5u6xwbbiOdIemMf1ZKmEmi06iA0Ly1C9z46AL5fz8lC5XomNfMzC+6Ww26tx3aTWqkGKmmyFEAeG/1blcnczPvk2kp52DFCdRiM7wQ1JXkSQR8EvcqY96NMC9xJjH0pcDSo/JRlS44jhST895PZvfS5kWI2G5Ec7TcTb+4bBQERUeZpgytsw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0Dm+hYvK/4fwOS+j0pn19tIc8AfbhdlgIULP2zg6VO0=; b=inHyiLfXS2aG7ssgY9GM2LCcPqRmXLrhTCMNdrL4PcCtThbV+wBwFUBso94aeAQV024Xj7NO9+Y+oNLcowXxxSSgASO9abTvkkDbCUDiGoMGo93gvQJn8iHjnRpZSNphN7J4jDpRP/VsDi6zuqPXjbQbNEaKErYmDcqF+Ta0Kyo= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:26 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:26 +0000 From: To: , , Thread-Topic: [PATCH 04/12] board: atmel: Add sam9x60ek board Thread-Index: AQHVb7PKRxt43lUQ0ECNadHMkD5TZQ== Date: Fri, 20 Sep 2019 13:03:25 +0000 Message-ID: <20190920130301.26600-5-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 0cedb4d0-6a6b-4e17-20e8-08d73dcaec82 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:4303; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: i8UsJ5pBR+l6+4IbVGxMZYlcNtggvzYYt8gmLH9H4RQO1wdFb3Mo+Uwed8HjJntAhYf0uot7CxgrlyDqQjlfENyy/O//IPKoSmFmgX/MCsJ9geIhbItFgwlNHIWP2GiCB7mFsKf8KOIOW5mucCJW5MnXLVLWhUEZ7VXdIOqUiuY+mQ8FdGQ3xeFeli3+8mBxn59Bu2FYn4G9gBmcJMbYd4rJIWd0jd3KvDxAs428aVTpPfSjpimg3eADJH+ovC5Ei/fMyC05wPL5eByFBs+1FhxX+Hvw+l1cQSdLPkwf4sf49jgTtSxbHTrHXjUYCPC6kpudZ0OCgRcdpHiR0/r1OiSLteATRzaqS9t+H56A6hm5Un9D00wZ92xky9tgZPZsQoe0hmbvgLvwfxpbsTOnBePPpPU8iVYB7uCCVgg+BeY= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 0cedb4d0-6a6b-4e17-20e8-08d73dcaec82 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:25.8972 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: Zo0r6UTR7nljxh581pYlj+4/M0Jo/yMQhQOB0n/lA2mTpUMmhFgKXE1Ofo/9U1vSGi+YwTn6W7+/KkedcvA6R2/sL/jjqzx4c2EOj3Bewps= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 04/12] board: atmel: Add sam9x60ek board X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Sandeep Sheriker Mallikarjun Add new board SAM9X60-EK using the ARM926 SAM9X60 SoC. Signed-off-by: Sandeep Sheriker Mallikarjun [tudor.ambarus@microchip.com: - fix number of DRAM banks: One DDR2-SDRAM (W972GG6KB 2 Gbit = 16 Mbit x 16 x 8 banks] - drop SPL related macros - drop memtest macros - drop CONFIG_SPI_BOOT, CONFIG_SYS_USE_DATAFLASH related macros - drop inclusion of asm/arch/at91sam9_smc.h] Signed-off-by: Tudor Ambarus --- arch/arm/mach-at91/Kconfig | 7 +++++ board/atmel/sam9x60ek/Kconfig | 12 ++++++++ board/atmel/sam9x60ek/MAINTAINERS | 6 ++++ board/atmel/sam9x60ek/Makefile | 7 +++++ board/atmel/sam9x60ek/sam9x60ek.c | 59 ++++++++++++++++++++++++++++++++++++++ include/configs/sam9x60ek.h | 60 +++++++++++++++++++++++++++++++++++++++ 6 files changed, 151 insertions(+) create mode 100644 board/atmel/sam9x60ek/Kconfig create mode 100644 board/atmel/sam9x60ek/MAINTAINERS create mode 100644 board/atmel/sam9x60ek/Makefile create mode 100644 board/atmel/sam9x60ek/sam9x60ek.c create mode 100644 include/configs/sam9x60ek.h diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig index 3cf13042b7b4..85524004f9e4 100644 --- a/arch/arm/mach-at91/Kconfig +++ b/arch/arm/mach-at91/Kconfig @@ -160,6 +160,12 @@ config TARGET_GARDENA_SMART_GATEWAY_AT91SAM select BOARD_LATE_INIT select SUPPORT_SPL +config TARGET_SAM9X60EK + bool "SAM9X60-EK board" + select SAM9X60 + select BOARD_EARLY_INIT_F + select BOARD_LATE_INIT + config TARGET_SAMA5D2_PTC_EK bool "SAMA5D2 PTC EK board" select BOARD_EARLY_INIT_F @@ -316,6 +322,7 @@ source "board/atmel/at91sam9m10g45ek/Kconfig" source "board/atmel/at91sam9n12ek/Kconfig" source "board/atmel/at91sam9rlek/Kconfig" source "board/atmel/at91sam9x5ek/Kconfig" +source "board/atmel/sam9x60ek/Kconfig" source "board/atmel/sama5d2_ptc_ek/Kconfig" source "board/atmel/sama5d2_xplained/Kconfig" source "board/atmel/sama5d27_som1_ek/Kconfig" diff --git a/board/atmel/sam9x60ek/Kconfig b/board/atmel/sam9x60ek/Kconfig new file mode 100644 index 000000000000..32fae2108e6e --- /dev/null +++ b/board/atmel/sam9x60ek/Kconfig @@ -0,0 +1,12 @@ +if TARGET_SAM9X60EK + +config SYS_BOARD + default "sam9x60ek" + +config SYS_VENDOR + default "atmel" + +config SYS_CONFIG_NAME + default "sam9x60ek" + +endif diff --git a/board/atmel/sam9x60ek/MAINTAINERS b/board/atmel/sam9x60ek/MAINTAINERS new file mode 100644 index 000000000000..93ed5d9f1509 --- /dev/null +++ b/board/atmel/sam9x60ek/MAINTAINERS @@ -0,0 +1,6 @@ +SAM9X60EK BOARD +M: Sandeep Sheriker M +S: Maintained +F: board/atmel/sam9x60ek/ +F: include/configs/sam9x60ek.h +F: configs/sam9x60ek_mmc_defconfig diff --git a/board/atmel/sam9x60ek/Makefile b/board/atmel/sam9x60ek/Makefile new file mode 100644 index 000000000000..12a406a3bb5c --- /dev/null +++ b/board/atmel/sam9x60ek/Makefile @@ -0,0 +1,7 @@ +# SPDX-License-Identifier: GPL-2.0+ +# +# Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries +# +# Author: Sandeep Sheriker M + +obj-y += sam9x60ek.o diff --git a/board/atmel/sam9x60ek/sam9x60ek.c b/board/atmel/sam9x60ek/sam9x60ek.c new file mode 100644 index 000000000000..62938741ddd6 --- /dev/null +++ b/board/atmel/sam9x60ek/sam9x60ek.c @@ -0,0 +1,59 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries + * + * Author: Sandeep Sheriker M + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +DECLARE_GLOBAL_DATA_PTR; + +void at91_prepare_cpu_var(void); + +#ifdef CONFIG_BOARD_LATE_INIT +int board_late_init(void) +{ + at91_prepare_cpu_var(); + return 0; +} +#endif + +#ifdef CONFIG_DEBUG_UART_BOARD_INIT +void board_debug_uart_init(void) +{ + at91_seriald_hw_init(); +} +#endif + +#ifdef CONFIG_BOARD_EARLY_INIT_F +int board_early_init_f(void) +{ +#ifdef CONFIG_DEBUG_UART + debug_uart_init(); +#endif + return 0; +} +#endif + +int board_init(void) +{ + /* address of boot parameters */ + gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100; + + return 0; +} + +int dram_init(void) +{ + gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE, + CONFIG_SYS_SDRAM_SIZE); + return 0; +} diff --git a/include/configs/sam9x60ek.h b/include/configs/sam9x60ek.h new file mode 100644 index 000000000000..b778bd8e83eb --- /dev/null +++ b/include/configs/sam9x60ek.h @@ -0,0 +1,60 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Configuation settings for the SAM9X60EK board. + * + * Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries + * + * Author: Sandeep Sheriker M + */ + +#ifndef __CONFIG_H__ +#define __CONFIG_H__ + +/* ARM asynchronous clock */ +#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 +#define CONFIG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */ + +#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ +#define CONFIG_SETUP_MEMORY_TAGS +#define CONFIG_INITRD_TAG +#define CONFIG_SKIP_LOWLEVEL_INIT + +#define CONFIG_USART_BASE ATMEL_BASE_DBGU +#define CONFIG_USART_ID 0 /* ignored in arm */ + +/* general purpose I/O */ +#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ + +/* + * BOOTP options + */ +#define CONFIG_BOOTP_BOOTFILESIZE + +/* + * define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0) + * NB: in this case, USB 1.1 devices won't be recognized. + */ + +/* SDRAM */ +#define CONFIG_SYS_SDRAM_BASE 0x20000000 +#define CONFIG_SYS_SDRAM_SIZE 0x10000000 /* 256 megs */ + +#define CONFIG_SYS_INIT_SP_ADDR \ + (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE) + +#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ + +#ifdef CONFIG_SD_BOOT +/* bootstrap + u-boot + env + linux in sd card */ +#define CONFIG_BOOTCOMMAND \ + "fatload mmc 0:1 0x21000000 at91-sam9x60ek.dtb;" \ + "fatload mmc 0:1 0x22000000 zImage;" \ + "bootz 0x22000000 - 0x21000000" +#endif + +/* + * Size of malloc() pool + */ +#define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000) + +#endif From patchwork Fri Sep 20 13:03:29 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165180 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="uheYc6uY"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYrS3WJsz9s4Y for ; Fri, 20 Sep 2019 23:06:32 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 08833C21DED; Fri, 20 Sep 2019 13:05:01 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 756BFC21E52; Fri, 20 Sep 2019 13:03:54 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id E78CBC21D65; Fri, 20 Sep 2019 13:03:37 +0000 (UTC) Received: from esa4.microchip.iphmx.com (esa4.microchip.iphmx.com [68.232.154.123]) by lists.denx.de (Postfix) with ESMTPS id 0F039C21DFA for ; Fri, 20 Sep 2019 13:03:33 +0000 (UTC) Received-SPF: Pass (esa4.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa4.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa4.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: 4jG0qPKM0vj/L+AoH5VwT8P8Z050uZluVn3sRTuMtOajDn4vM+OrBqNk9sbylhxG8PDo9phGk/ 9EkcQCXEyBvR5BOMnGcYEY1wcr24hP+HoBY+FKkUhWCmJXwx8A9+CMa1eX5TzgLCei4WGtKHjv ADQkrHYjbeZvsF41jlJGC7t13e7TTVCnDN55T/yzP4+skLvTeMftfSphx8hn4h2/KALSQVHwR3 9vYulB5OM2Su05a1bTOKCXj4H+gQ6EmiOZl5PgTxNw+rH8oh70KT5MRGPSbXBUA+vDk1PH894J bgA= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="48688836" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:33 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:31 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:31 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lPzgEm2a/1SXgRYTnyOql/CGr1NTbbXFbaOT+F2WSwyQL3tOfyULW9GlOEGH7PGVwQE8q45XDTQpvh5u+VOcpzFqkXvmhFL21CLziA4x+iHuY6pnpL45b4N1VUfhZiYMZkrOO+TFob5tiD3rGdGFcGuYDKW9CXAYc3T85Z4SzwIS34KqYw/s/TypglROr2FJRzb0ATbP0cQWpvYSvN6ZaTFu3Rjk1nRpVtFpYZFNf6K2Vi43kXvc52MFeefDfkzVQj/3mC1/BcTzoWNp27NtaCI6CM+ezIxsqbbWJsApyshalt2liYvkFh/L5hbZQvxMZXOhtN9pWSMKMBfYPFR0+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Fsk1fhpGaQ8PzF0IBDm3GeeRAiqKF/qEReMcc8Wa9IU=; b=C9HK8dRdO3PrcPkFmGCieSoJVfrHnLqjpuUnzyJXrVT/HoeN71OT4er6yaZfz7VEasZOO27XenRrgTY6a/ZOMFsjy8vOyDOsVHqbZ5L6DYnfr3uQ5cde7v9NOX9/9b3/eRcE/ULbwJODDb/B6hJ2sGnasKP4vD1GLxZ+lMgnp1L4+c9xanD8zc1rHbbIOz0b7IBSYFcgHXFXmLqDJhMcWWLV0rTx3jaCnjAa9QtsXut7TUDckRh8etvJ91e//iOQQcQZ9FYGcZ+hg7op9FF7jW3Bu2VvpGeA9wZ4JJp/Tj23plfEkLjZJHIOFzjTdW4qyIlZcC+i1LDjxJEPPGD9yw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Fsk1fhpGaQ8PzF0IBDm3GeeRAiqKF/qEReMcc8Wa9IU=; b=uheYc6uY+fmYV0S+vIBcoTtq6WCi5VRpqW23XlXpz/TVWzC7PAp+tj4ndrTT9QtYj/SrQDkbXfKbWPOjTbzqUsUwxhYUVA00lZludtbaFCNAbeSZ3qilkzTgUmwToN0tKRqhcz7Izdt63fqN/hglQbKSLBG/rEdt5r0Jsvw03ZI= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:29 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:29 +0000 From: To: , , Thread-Topic: [PATCH 05/12] configs: Add sam9x60ek_mmc_defconfig Thread-Index: AQHVb7PMbJefXS5yQkeWe9gdEm6j/A== Date: Fri, 20 Sep 2019 13:03:29 +0000 Message-ID: <20190920130301.26600-6-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 964cf03b-64c5-49b5-9414-08d73dcaee73 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:40; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: pKgy0FVxRpQcga0O99enEaZKXRsuZvrVR/bjRqlRiGRhVbOu5hod7EBX2ouvmxftV6TY31zWrU7LPBne9haF2isWz5GuHHy8bP+HyZ458Wh30Rn++qo0NTZg/txAVgLyCorEs3s8Bg1hGFMr/fvzxV6/LFjh4p4eUJF+x2ZKAldZwBZJCjtmlJlde6s+1YecFW60YqduqW8yRxKbZ6s7mo4A3PihakNSZ5Rvo29Eo3FA/YyprSkuPzg6WQzMTVP/Zl3g+qUhXsV62qSsZQzs6CpeKA8c46pWTwuxE5fgv+WvRnjfVrzh/+/t1HZRh8AxFR8XgeJy91a10IqKXRidZ8/TbUwv7rW+2M3KLpcsL4cVgGGP8EO1ahbp1lprkzAu9HiNrH8HSDPS97AMAaWm9QlVX8CWTLsdWY78nlzCTls= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 964cf03b-64c5-49b5-9414-08d73dcaee73 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:29.1463 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: C7GEvOArtkJhL7Jxjwl7lNlCpynCPglNe+mpRankSITzcraUjWrrNqD+eVSrVRdSZAuFqBXypRKpgePhc81iHPSZ/hEXeGVh850TddCFcl8= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 05/12] configs: Add sam9x60ek_mmc_defconfig X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Sandeep Sheriker Mallikarjun add sam9x60ek_mmc_defconfig and for now only supports booting from sdcard. Signed-off-by: Sandeep Sheriker Mallikarjun Signed-off-by: Nicolas Ferre [nicolas.ferre@microchip.com: split patch, add Ethernet controller, phy and tools] [claudiu.beznea@microchip.com: add CONFIG_OF_LIBFDT_OVERLAY] Signed-off-by: Claudiu Beznea [tudor.ambarus@microchip.com: Fix number of DRAM banks: One DDR2-SDRAM (W972GG6KB 2 Gbit = 16 Mbit x 16 x 8 banks] Signed-off-by: Tudor Ambarus --- configs/sam9x60ek_mmc_defconfig | 52 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) create mode 100644 configs/sam9x60ek_mmc_defconfig diff --git a/configs/sam9x60ek_mmc_defconfig b/configs/sam9x60ek_mmc_defconfig new file mode 100644 index 000000000000..6cdc819a6793 --- /dev/null +++ b/configs/sam9x60ek_mmc_defconfig @@ -0,0 +1,52 @@ +CONFIG_ARM=y +CONFIG_ARCH_AT91=y +CONFIG_SYS_TEXT_BASE=0x23f00000 +CONFIG_TARGET_SAM9X60EK=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_ENV_SIZE=0x4000 +CONFIG_NR_DRAM_BANKS=8 +CONFIG_DEBUG_UART_BOARD_INIT=y +CONFIG_DEBUG_UART_BASE=0xfffff200 +CONFIG_DEBUG_UART_CLOCK=200000000 +CONFIG_DEBUG_UART=y +CONFIG_FIT=y +CONFIG_SD_BOOT=y +CONFIG_BOOTDELAY=3 +CONFIG_USE_BOOTARGS=y +CONFIG_BOOTARGS="mem=256M console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait" +CONFIG_SYS_CONSOLE_IS_IN_ENV=y +# CONFIG_DISPLAY_BOARDINFO is not set +CONFIG_HUSH_PARSER=y +CONFIG_SYS_PROMPT="U-Boot> " +CONFIG_CMD_BOOTZ=y +CONFIG_CMD_MMC=y +# CONFIG_CMD_SETEXPR is not set +CONFIG_CMD_DHCP=y +CONFIG_CMD_MII=y +CONFIG_CMD_PING=y +CONFIG_CMD_FAT=y +CONFIG_OF_CONTROL=y +CONFIG_DEFAULT_DEVICE_TREE="sam9x60ek" +CONFIG_ENV_IS_IN_FAT=y +CONFIG_ENV_FAT_DEVICE_AND_PART="0:1" +CONFIG_DM=y +CONFIG_CLK=y +CONFIG_CLK_AT91=y +CONFIG_AT91_GENERIC_CLK=y +CONFIG_DM_GPIO=y +CONFIG_AT91_GPIO=y +CONFIG_DM_MMC=y +CONFIG_MMC_SDHCI=y +CONFIG_MMC_SDHCI_ATMEL=y +CONFIG_PHY_MICREL=y +CONFIG_DM_ETH=y +CONFIG_MACB=y +CONFIG_PINCTRL=y +CONFIG_PINCTRL_AT91=y +CONFIG_DM_SERIAL=y +CONFIG_DEBUG_UART_ATMEL=y +CONFIG_DEBUG_UART_ANNOUNCE=y +CONFIG_ATMEL_USART=y +CONFIG_TIMER=y +CONFIG_ATMEL_PIT_TIMER=y +CONFIG_OF_LIBFDT_OVERLAY=y From patchwork Fri Sep 20 13:03:32 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165185 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="nCdt0pAb"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYv13FwJz9s00 for ; Fri, 20 Sep 2019 23:08:44 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 9A3A4C21E2F; Fri, 20 Sep 2019 13:05:41 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 2659EC21DB5; Fri, 20 Sep 2019 13:04:21 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id CC465C21C8B; Fri, 20 Sep 2019 13:03:47 +0000 (UTC) Received: from esa5.microchip.iphmx.com (esa5.microchip.iphmx.com [216.71.150.166]) by lists.denx.de (Postfix) with ESMTPS id D5777C21E1D for ; Fri, 20 Sep 2019 13:03:41 +0000 (UTC) Received-SPF: Pass (esa5.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa5.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa5.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa5.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa5.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: G9YX2SU91wHuoDF2LrkRNdg1MXpHxSnl8f/z5hrbCE/0hp75DSUuQnYsyYzoADRtqVlJQUH/k6 9P3+9Qwrb6ee8Kq7kV0Z7fceWQVNh3cl/kGrk8Ol5SA6o5VElvViR692BPShMkta1oIPj23GEZ d5GPRiPmVHqQmTT0WxNALTIeZI6gNi3iaf76AsX+ZWKj03Gl2kHANsHF3S8xX2o05vsr9b4x9y LuYF750ThBHL2yU+O3eHafWgM4mRj6/xtKVOX7EyOyeBMMIBRx27MaVjveB7pEpvfpIFaPFput N4c= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="48325968" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:34 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:33 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:33 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ban7gpqrCHtJotZ5hXYKIRXkiLbK9qapUfSyMd2xnB2C5VgmY6VuBk0YWwm30R3HWvpj1RN7rxnF2Pl4xL14JqlVTVP6e/spWYtQg+izdDBjbZA4C3T5sB2w8WCsXkD1y+v0mIUVncH0PvWIhLl+/O1tElBv6SMMH/plGF92axF44giQcxmjIQqvAy/onX6sd8AI+zViRLhnWm0pRtUDjmpNWjSwE/qXssJvfSLd+q+3RIqQyVpdPRFgECAaKZ2xtDidnVYTH2oMsKB9WYhyN27s+Wi8Dnp7dxgKtzVbdMpsu6aZOWPFXaR8jl9lWux5Xn2aZ5xS7AjLcpxl1IGjRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yFq4LWpibdj2KdkzF+oPNdcp2cx5zu1xlpEMy/00Kcg=; b=DgaUu2BJGWBYWzEY9pFANuEq7k0AK9shRoY5stV7x0x1OEOTkate6hD6cbrItcIhLWzfC1rUXKrrF+Q/Zjt8Mw1RHZeruGGxmnX8xjcUFEVNLedFVjqxEGjIAsXYSwwljbSUdejF0OS8WSsTj6HlPyYyrS1EeoKoAVybo9VWLFXT3n/JRqgpG/sijtt2u2DnjppKRoFW1SCh8iY8muQdL5TSrKwocsJOmROGkaKojVHR6GHXdct1m69PXXBw4ZrBuvZl8Lqrd65ynLI3Lff51gnb3uisERoQmLBbOFlgZAzoK1XOzjhtvMi2A+J/yZoKwVumbE9MFSpR+8JQPunfIw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yFq4LWpibdj2KdkzF+oPNdcp2cx5zu1xlpEMy/00Kcg=; b=nCdt0pAbUan22yKlsH0q51jN54AYZBgGe7gsfl3skEOktQs86RNAnSHLze7ShasHtRXm4JQURlgFlUqmfGWi1fJoYZe3+buRpGAiFPrJ9oWAfW9+bdsUSOfFys4qMkoHBTIjp8aJuctqMbYzO31CKqpYGxLkiLmdkFakMyBFH4A= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:32 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:32 +0000 From: To: , , Thread-Topic: [PATCH 06/12] ARM: at91: Rename sama5_sfr.h to at91_sfr.h Thread-Index: AQHVb7PNDVht9MUTb0SQlBep69kVPA== Date: Fri, 20 Sep 2019 13:03:32 +0000 Message-ID: <20190920130301.26600-7-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 8ae7798c-1427-4452-d7eb-08d73dcaf05f x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:2150; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: ryR3SsUBL/9AgYFdG/J/q2gjmDxxlF6wbOnTSZYZQBaMb+3AeDuh0GOx3JdKMroGVeeEhVKSLR6KC4LdGrhuKFWZoSw1qGutXh3w2eR+Rsi5drS2JjMk1sY+zxvhcP7wPcDT9D5i0gEz4/ZIXsOyu6cj/2v4bUWb9LTY/9q9V6hHS8Kn2xDLPLQa8ZyJTRO3+3AJu/YFrSgFSkN4wPLUtSUj7qCSyRnog0duUtVck4wpbcTmhm7hcL+T/KV6UwuZO1dVme6GfAYSjuaSh7Gg/fROk/b6Pv66P7UUhkE8jNjg1T81Io0dqDHIsf6+Uh6gbhFl4/dq6ZKNccN1kJHNplq+wyp+La8WERI9hGwO1en3b/l2ABYsQ4lLPMmlwtPsAPCUfip7raShbPdAAbhkcA0w8r7YCzoaDeOv7mognok= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 8ae7798c-1427-4452-d7eb-08d73dcaf05f X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:32.3474 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 6xeF95M81dBCdMIqsY0utdgi9LWtbgWduNfHUoPWyk3tQ3yMoh30NCN/vwxRYFHifsXyCCH1rUjL6DHamPYzw6NJVPSMRjYkuOBcEmPUGbA= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 06/12] ARM: at91: Rename sama5_sfr.h to at91_sfr.h X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus The Special Function Registers (SFR) are present in sam9x5 and sam9x60 too, rename sama5_sfr to at91_sfr.h. Signed-off-by: Tudor Ambarus --- arch/arm/mach-at91/armv7/sama5d4_devices.c | 2 +- arch/arm/mach-at91/atmel_sfr.c | 2 +- arch/arm/mach-at91/include/mach/{sama5_sfr.h => at91_sfr.h} | 4 ++-- board/laird/wb50n/wb50n.c | 2 +- drivers/clk/at91/clk-utmi.c | 2 +- 5 files changed, 6 insertions(+), 6 deletions(-) rename arch/arm/mach-at91/include/mach/{sama5_sfr.h => at91_sfr.h} (97%) diff --git a/arch/arm/mach-at91/armv7/sama5d4_devices.c b/arch/arm/mach-at91/armv7/sama5d4_devices.c index 5c693df2ecf0..e68ae9940788 100644 --- a/arch/arm/mach-at91/armv7/sama5d4_devices.c +++ b/arch/arm/mach-at91/armv7/sama5d4_devices.c @@ -8,7 +8,7 @@ #include #include #include -#include +#include #include char *get_cpu_name() diff --git a/arch/arm/mach-at91/atmel_sfr.c b/arch/arm/mach-at91/atmel_sfr.c index 13cfba0ba0c0..b14222460f3a 100644 --- a/arch/arm/mach-at91/atmel_sfr.c +++ b/arch/arm/mach-at91/atmel_sfr.c @@ -7,7 +7,7 @@ #include #include #include -#include +#include #if defined(CONFIG_SAMA5D2) || defined(CONFIG_SAMA5D4) void redirect_int_from_saic_to_aic(void) diff --git a/arch/arm/mach-at91/include/mach/sama5_sfr.h b/arch/arm/mach-at91/include/mach/at91_sfr.h similarity index 97% rename from arch/arm/mach-at91/include/mach/sama5_sfr.h rename to arch/arm/mach-at91/include/mach/at91_sfr.h index f9c412f9989a..dc259055cff6 100644 --- a/arch/arm/mach-at91/include/mach/sama5_sfr.h +++ b/arch/arm/mach-at91/include/mach/at91_sfr.h @@ -6,8 +6,8 @@ * Bo Shen */ -#ifndef __SAMA5_SFR_H -#define __SAMA5_SFR_H +#ifndef __AT91_SFR_H +#define __AT91_SFR_H struct atmel_sfr { u32 reserved1; /* 0x00 */ diff --git a/board/laird/wb50n/wb50n.c b/board/laird/wb50n/wb50n.c index ab1dbcd879ae..13563abb49ef 100644 --- a/board/laird/wb50n/wb50n.c +++ b/board/laird/wb50n/wb50n.c @@ -4,7 +4,7 @@ #include #include -#include +#include #include #include #include diff --git a/drivers/clk/at91/clk-utmi.c b/drivers/clk/at91/clk-utmi.c index e8506099fd32..18af0bfeaad1 100644 --- a/drivers/clk/at91/clk-utmi.c +++ b/drivers/clk/at91/clk-utmi.c @@ -10,7 +10,7 @@ #include #include #include -#include +#include #include "pmc.h" /* From patchwork Fri Sep 20 13:03:35 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165181 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="UVvQYBvO"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYrk6p17z9s00 for ; Fri, 20 Sep 2019 23:06:46 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 85C1CC21BE5; Fri, 20 Sep 2019 13:05:29 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 87CB1C21E47; Fri, 20 Sep 2019 13:04:02 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 60120C21E36; Fri, 20 Sep 2019 13:03:55 +0000 (UTC) Received: from esa2.microchip.iphmx.com (esa2.microchip.iphmx.com [68.232.149.84]) by lists.denx.de (Postfix) with ESMTPS id DD071C21E07 for ; Fri, 20 Sep 2019 13:03:48 +0000 (UTC) Received-SPF: Pass (esa2.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa2.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa2.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa2.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa2.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: 36dYnXc2xJ5iYb/YYow31G970ekT58Wiyv2Z+LBuEEEZjwdEbJhq6lkBEXvkH6LA2efHVIGPO7 ICLzJiDgOJZTGLIbOSVSG8jlag5xPRL/Ga+zF/+dbDH+vmvUNhYBxEe7+LKS4MezViW0MRq2o5 XM1rZ4a9TCiWBO/850wGmfymEPjOGaBGYxWlf/2wmkWEmosAg1cr14o1pmBwdFMPWXSwg3GcZI dPbM5Gfc1/d58dwlLvSd1AxtcxDOyqynK0DcWNMa97Mp5avBqzvivCiyfPcWUTA2bmYoQLStr/ I7Y= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="49698190" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:47 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:37 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:36 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hTF4hohtNho9E49sl1GbvkJwvIyZ5P+JqRL8HAZHDc8Txv2BSPMZVI9p7bHXCFgguHZLhvgAi2e8dlAybSKnNlcNSLsUGZj/Bcb5UUDe9xEtdZClBMQrvNH7KxgqR+GgroW4wIvqbHaCgSk4Ik4f7lxmO21vVKHPQ7GLbLiNrWQqP4LArJjQ8vP4VPE6fr/Rb59ZUnvSf4MyAuIaW5cnME1u8dCEagk3HQ7SDwRsJkRCqOE7GSAWoxwh2s8sFDmG/H9S3+JftGN6TvwBBcNONUehZkXjmu18dhjMacE8zarAG1HPX6yXtcufkw3XbwkScpfMx4uXH/K+n/7IbTG6hA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BhbS8MYjajybf44M1Zb5lz+JavUcp2khda1Y0nU1sJ0=; b=EuUkFGVOfCGGreqIGw1EqOx862RBek+EL6y7mdwva5iIAfLN+OhbJAcM8dasMP3bUgpObLyQ7bqhDjcTYwpCi/3VxSH9Vj5KGZVoIRf+QEcp6WDwbVxaRhrcd3lIkjDo3+XEm/jEZ8ZZe+BhfI/NCAxUCGZ2/CQiA+xoaUQutWwMgM4fUKTbJYKpBTx5+V2N4VYnLzejKtPYfLts650Bp9aHV5ptB1Wr62zBtcYt7ve86eBm4rK0b+ICrE00vBa8+BkuLMVvZmffohOj7/sSI5Z2bzo7cYuaTdCKEG+SMtv7GLrxAE5P7Z3GRMSBeMstKQujHdWytVLWkwmqLq4xXQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BhbS8MYjajybf44M1Zb5lz+JavUcp2khda1Y0nU1sJ0=; b=UVvQYBvO8mpIkCOM9w5VvbjdwIaytxSXH+dQX9PNv2yKXkth9FR5j1NHnZE9cng8hq8gWtEIjAXVjjrVapVCtNfSC/aLNI5myl2boXoMQuxPBr5oTqNJ+FfGoEqYAJRKT6qbX7Jk6b/vekBxYn0JiXsmFZLGFeKo6x740mjjqGQ= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:35 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:35 +0000 From: To: , , Thread-Topic: [PATCH 07/12] ARM: at91: Add SFR definitions Thread-Index: AQHVb7PP3MVfJRVYP0e/UKMq66/NUg== Date: Fri, 20 Sep 2019 13:03:35 +0000 Message-ID: <20190920130301.26600-8-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 8a5ab8f6-5700-40b4-da7d-08d73dcaf24e x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:2276; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: dUczPdIDLQZf1whQyDGcnWCqXucxLRlmFCSGyP4hkcH5oHHNvHTUhgs00fGD2hIPWSNONYZtzn2FONOFk9DlSIsXrANA3CeVnIm5VSGHh9s41MYWdtFDFMMRDfr7HUNN/+haSEMtl1n/SiBt7RkA38XyEmXUaKi3EzIhraCw+Hdz1Nnb85170zQTjE9bQAb4gKrlc0fWoLko3wFNSdXCl7afZSnEYm0rkXIxSIQMzOCNxqq0s38/d9PThNh+iS+tByfgCXuF7TF4oFdeyC/gqmN5Vq6iEbPYvc29FKmqOSWjichpkaIwRxZuP7HX2BRuTaILnZ8eM2i70Ry3gzu6pn0qwv/RqkEgXbJ6FD9OzzJj3GNF2Sn1sJp/KEboQXtmN6w81vHK1vFmxS1PlvRSpSaiEshlRPG/v6IJLGb73MM= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 8a5ab8f6-5700-40b4-da7d-08d73dcaf24e X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:35.5995 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 8gvbwg+lX1vaKbH1VZ0XHj0sTCuHp4vmiakviu3MuaAx5SPJx2EhigXxvmXfNb8/66knJ/0xjFAa4mlqtquOP/QKJJcig2cdDhn/Rxodmqc= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 07/12] ARM: at91: Add SFR definitions X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus sama5's SFR has at offset 0x04 the DDR Configuration Register, while sam9x60's SFR contains the EBI Chip Select Register. Add a union to reconcile both boards. Signed-off-by: Tudor Ambarus --- arch/arm/mach-at91/include/mach/at91_sfr.h | 48 ++++++++++++++++++++++++++++-- 1 file changed, 45 insertions(+), 3 deletions(-) diff --git a/arch/arm/mach-at91/include/mach/at91_sfr.h b/arch/arm/mach-at91/include/mach/at91_sfr.h index dc259055cff6..0300c336dd81 100644 --- a/arch/arm/mach-at91/include/mach/at91_sfr.h +++ b/arch/arm/mach-at91/include/mach/at91_sfr.h @@ -11,7 +11,10 @@ struct atmel_sfr { u32 reserved1; /* 0x00 */ - u32 ddrcfg; /* 0x04: DDR Configuration Register */ + union { + u32 ddrcfg; /* 0x04: DDR Configuration Register */ + u32 ebicsa; /* 0x04: EBI Chip Select Register */ + }; u32 reserved2; /* 0x08 */ u32 reserved3; /* 0x0c */ u32 ohciicr; /* 0x10: OHCI Interrupt Configuration Register */ @@ -28,7 +31,16 @@ struct atmel_sfr { }; /* Register Mapping*/ +#define AT91_SFR_DDRCFG 0x04 /* DDR Configuration Register */ +#define AT91_SFR_CCFG_EBICSA 0x04 /* EBI Chip Select Register */ +/* 0x08 ~ 0x0c: Reserved */ +#define AT91_SFR_OHCIICR 0x10 /* OHCI INT Configuration Register */ +#define AT91_SFR_OHCIISR 0x14 /* OHCI INT Status Register */ #define AT91_SFR_UTMICKTRIM 0x30 /* UTMI Clock Trimming Register */ +#define AT91_SFR_UTMISWAP 0x3c /* UTMI DP/DM Pin Swapping Register */ +#define AT91_SFR_LS 0x7c /* Light Sleep Register */ +#define AT91_SFR_I2SCLKSEL 0x90 /* I2SC Register */ +#define AT91_SFR_WPMR 0xe4 /* Write Protection Mode Register */ /* Bit field in DDRCFG */ #define ATMEL_SFR_DDRCFG_FDQIEN 0x00010000 @@ -58,9 +70,39 @@ struct atmel_sfr { #define AT91_SFR_EBICFG_SCH1_OFF (0x0 << 12) #define AT91_SFR_EBICFG_SCH1_ON (0x1 << 12) -#define AT91_UTMICKTRIM_FREQ GENMASK(1, 0) - /* Bit field in AICREDIR */ #define ATMEL_SFR_AICREDIR_NSAIC 0x00000001 +/* Bit field in DDRCFG */ +#define ATMEL_SFR_DDRCFG_FDQIEN 0x00010000 +#define ATMEL_SFR_DDRCFG_FDQSIEN 0x00020000 + +#define AT91_SFR_CCFG_EBI_CSA(cs, val) ((val) << (cs)) +#define AT91_SFR_CCFG_EBI_DBPUC BIT(8) +#define AT91_SFR_CCFG_EBI_DBPDC BIT(9) +#define AT91_SFR_CCFG_EBI_DRIVE_SAM9X60 BIT(16) +#define AT91_SFR_CCFG_EBI_DRIVE BIT(17) +#define AT91_SFR_CCFG_DQIEN_F BIT(20) +#define AT91_SFR_CCFG_NFD0_ON_D16 BIT(24) +#define AT91_SFR_CCFG_DDR_MP_EN BIT(25) + +#define AT91_SFR_OHCIICR_RES(x) BIT(x) +#define AT91_SFR_OHCIICR_ARIE BIT(4) +#define AT91_SFR_OHCIICR_APPSTART BIT(5) +#define AT91_SFR_OHCIICR_USB_SUSP(x) BIT(8 + (x)) +#define AT91_SFR_OHCIICR_UDPPUDIS BIT(23) +#define AT91_OHCIICR_USB_SUSPEND GENMASK(10, 8) + +#define AT91_SFR_OHCIISR_RIS(x) BIT(x) + +#define AT91_UTMICKTRIM_FREQ GENMASK(1, 0) + +#define AT91_SFR_UTMISWAP_PORT(x) BIT(x) + +#define AT91_SFR_LS_VALUE(x) BIT(x) +#define AT91_SFR_LS_MEM_POWER_GATING_ULP1_EN BIT(16) + +#define AT91_SFR_WPMR_WPEN BIT(0) +#define AT91_SFR_WPMR_WPKEY_MASK GENMASK(31, 8) + #endif From patchwork Fri Sep 20 13:03:38 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165183 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="rkj7xP5Z"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYtW1kt5z9s00 for ; Fri, 20 Sep 2019 23:08:19 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id F0555C21E29; Fri, 20 Sep 2019 13:05:16 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 1AE28C21DF8; Fri, 20 Sep 2019 13:04:02 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id BF3C0C21E2C; Fri, 20 Sep 2019 13:03:57 +0000 (UTC) Received: from esa4.microchip.iphmx.com (esa4.microchip.iphmx.com [68.232.154.123]) by lists.denx.de (Postfix) with ESMTPS id 05CB7C21E0B for ; Fri, 20 Sep 2019 13:03:50 +0000 (UTC) Received-SPF: Pass (esa4.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa4.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa4.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa4.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: WLLQscrZC9hLkDuYMG5QqGYilOgV/WKq7z16bFoidQUSPgfavfcXluGv612LW3IWGRBHK3FjnU U7gZYn5eeNg22vcFZ9P3T8kK/ehcFLfHys2SGOuh7YxFhOuq1dMtKUT2jAbqtdT3q0uwIR22vt 7wcWyV5mR04qgpyYBeZ/OQCqLRpVaPcoy9VAEzyQDZFPI6TCHu9+oYfwd6rmX/XWqcevc6DmUI LsioHl9PIeqNBjQkqxmdOLIW0cEQP1DbiyXKwktI85/+Ul4/i47I5g2mUgGZFmmKuMCAddqc5z qiI= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="48688888" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:49 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:40 -0700 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:40 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SfawFSoKkOZ2wv9yYdL8fyXeMpC0JXeB7tKa7d2EK/Aaoc/Ta/mj/Y1JFj09uEaic56CZaD8PTU2GlKYCc18M6HrMCJ4BizWgL+KFX83kw1m6+jxU6xsC24Lv7EFRP+x1FBxLUHwnBmUr39em2kD/FyW0PAx40sGd08CBmpihFueR+7+9uMRlrwdycc3d9cizK2cvwAQbPYcjEsOctNK5rwrbjDgMwL6U1FroUGTNxlgZ1mc1GObMHTrHf5dqk6cpZ1WUS3n+kfglZe0arkhBtPT6Uh3UlQckYtgWqFGBzl3pkZ8YYnzbazlUlRG6kOyFjfbzIJRTwZzeMTGEUMAJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=pHVVn+SXdeJiTogZpB3mN058vvDTDBhpgNy7lzBQCzs=; b=MojEspu3ovNpctppdfTYvVVQHizuoo07u01Jo0rpVibfhl70jXtGa/iahUkOlGsBpNhA6mvjec8tTitRkGNUbIo9FFUtHlv2WvB3XjrK/jFyfJM5VR6GSTw+3DYpk6hc+W+b64Xs33ANmL0GmB6ww5GNR+J+MY5+/bL4wyK5svMzZO5SBmh0sft2K4UPF9FWnlLAPCVb4YcAXF+VluH0bE9oavanHszU6DMiYwwhfleyiLnFO65DkMpBWIPl1iZk1YBGHR5YR5WVhZkY5MBX2VaumeBLdZoNfG8A+W4aspTYPv1HcsSoso2eSkrl3dP2WbWE11pneTDYy+YpwmusFg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=pHVVn+SXdeJiTogZpB3mN058vvDTDBhpgNy7lzBQCzs=; b=rkj7xP5ZbxrvjAAsdKZikNkYjzKJjdBcK5AHvhotqLJa4P27DEQVGJ1tvuruurX+smxjyL+RpUXfW2NGLFyf6vsyD4FuDaAhCfjFZiWuoeYUe2YBBxhruHAOfh0OJFjU1gVtzeUTcCmlhk1pATEroodtfVNIdGa0BBQNoSWIKUs= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:39 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:38 +0000 From: To: , , Thread-Topic: [PATCH 08/12] board: sam9x60ek: Add NAND flash support Thread-Index: AQHVb7PRoY/zkn8qMU+6u4XHWGiY/Q== Date: Fri, 20 Sep 2019 13:03:38 +0000 Message-ID: <20190920130301.26600-9-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 614e15ba-5c13-4bf5-fbd0-08d73dcaf438 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:1201; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(1496009)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: emW11yl+eD49e4rbxmwoLQCT7gaDLCsq8DSp2i9jn3+dnpWl3ZVl9Ccv/DgHbYcDMIaenZUtlrlrtd7+JnyU8QaV58LtNaR2oyhcYA59hI28DoDSewVe3B20ChEAbne9pOryLdEDPn47ZYoxE666E8MllB1tL0giAcw5HUeGGpsTgnMRH/bbgqQeb2c6T0CqxFOMoJiTCHcoKixg4bxzjyvJO0NP5bDC3nMtU42TfsrjIO3AygUWVUI6EdyVpU+fI7FTTaPoZG8/Rk5nW/ydUjPE2c0KfytbP/mxY7RTydMTQgOfOFg7UHzZ3ORLZ0tSWEVwMVvW5Zsh+2lzKcVN0ODwnso1i12Eq9/a6pvF7/OFvfuOv66aAKiAc5QBL8gtZw9B1/sIvedEpA2RStg4Zel78DAJCT0NuhsBbh1P0tU= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 614e15ba-5c13-4bf5-fbd0-08d73dcaf438 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:38.8116 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: B3GrYZle2AEOWzrHAAP+bVJmBKfcUseenoF40POXGYqsnCk6B/eduoGM+Uuaj/7uU4k4j0xfxfr+I+jeMKd6gUzp6HE3X36SMi6JM3o/SZo= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 08/12] board: sam9x60ek: Add NAND flash support X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus - EBI Chip Select Register is now in SFR, - the pins are set to default values, - timings are matching MT29F4G08BABWP's nand flash requirements. Signed-off-by: Tudor Ambarus --- board/atmel/sam9x60ek/sam9x60ek.c | 61 +++++++++++++++++++++++++++++++++++++++ include/configs/sam9x60ek.h | 28 ++++++++++++++++++ 2 files changed, 89 insertions(+) diff --git a/board/atmel/sam9x60ek/sam9x60ek.c b/board/atmel/sam9x60ek/sam9x60ek.c index 62938741ddd6..e352afc67ed3 100644 --- a/board/atmel/sam9x60ek/sam9x60ek.c +++ b/board/atmel/sam9x60ek/sam9x60ek.c @@ -7,8 +7,10 @@ #include #include +#include #include #include +#include #include #include #include @@ -18,6 +20,62 @@ DECLARE_GLOBAL_DATA_PTR; void at91_prepare_cpu_var(void); +#ifdef CONFIG_CMD_NAND +static void sam9x60ek_nand_hw_init(void) +{ + struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC; + struct atmel_sfr *sfr = (struct atmel_sfr *)ATMEL_BASE_SFR; + unsigned int csa; + + at91_pio3_set_a_periph(AT91_PIO_PORTD, 0, 1); /* NAND OE */ + at91_pio3_set_a_periph(AT91_PIO_PORTD, 1, 1); /* NAND WE */ + at91_pio3_set_a_periph(AT91_PIO_PORTD, 2, 0); /* NAND ALE */ + at91_pio3_set_a_periph(AT91_PIO_PORTD, 3, 0); /* NAND CLE */ + /* Enable NandFlash */ + at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); + /* Configure RDY/BSY */ + at91_set_gpio_input(CONFIG_SYS_NAND_READY_PIN, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 6, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 7, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 8, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 9, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 10, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 11, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 12, 1); + at91_pio3_set_a_periph(AT91_PIO_PORTD, 13, 1); + + at91_periph_clk_enable(ATMEL_ID_PIOD); + + /* Enable CS3 */ + csa = readl(&sfr->ebicsa); + csa |= AT91_SFR_CCFG_EBI_CSA(3, 1) | AT91_SFR_CCFG_NFD0_ON_D16; + + /* Configure IO drive */ + csa &= ~AT91_SFR_CCFG_EBI_DRIVE_SAM9X60; + + writel(csa, &sfr->ebicsa); + + /* Configure SMC CS3 for NAND/SmartMedia */ + writel(AT91_SMC_SETUP_NWE(4), &smc->cs[3].setup); + + writel(AT91_SMC_PULSE_NWE(10) | AT91_SMC_PULSE_NCS_WR(20) | + AT91_SMC_PULSE_NRD(10) | AT91_SMC_PULSE_NCS_RD(20), + &smc->cs[3].pulse); + + writel(AT91_SMC_CYCLE_NWE(20) | AT91_SMC_CYCLE_NRD(20), + &smc->cs[3].cycle); + + writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE | +#ifdef CONFIG_SYS_NAND_DBW_16 + AT91_SMC_MODE_DBW_16 | +#else /* CONFIG_SYS_NAND_DBW_8 */ + AT91_SMC_MODE_DBW_8 | +#endif + AT91_SMC_MODE_TDF | AT91_SMC_MODE_TDF_CYCLE(15), + &smc->cs[3].mode); +} +#endif + #ifdef CONFIG_BOARD_LATE_INIT int board_late_init(void) { @@ -48,6 +106,9 @@ int board_init(void) /* address of boot parameters */ gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100; +#ifdef CONFIG_CMD_NAND + sam9x60ek_nand_hw_init(); +#endif return 0; } diff --git a/include/configs/sam9x60ek.h b/include/configs/sam9x60ek.h index b778bd8e83eb..dbcbce3a2b80 100644 --- a/include/configs/sam9x60ek.h +++ b/include/configs/sam9x60ek.h @@ -42,6 +42,26 @@ #define CONFIG_SYS_INIT_SP_ADDR \ (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE) +/* NAND flash */ +#ifdef CONFIG_CMD_NAND +#define CONFIG_NAND_ATMEL +#define CONFIG_SYS_MAX_NAND_DEVICE 1 +#define CONFIG_SYS_NAND_BASE 0x40000000 +#define CONFIG_SYS_NAND_MASK_ALE BIT(21) +#define CONFIG_SYS_NAND_MASK_CLE BIT(22) +#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4 +#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5 +#define CONFIG_SYS_NAND_ONFI_DETECTION + +#define CONFIG_MTD_DEVICE +#endif + +/* PMECC & PMERRLOC */ +#define CONFIG_ATMEL_NAND_HWECC +#define CONFIG_ATMEL_NAND_HW_PMECC +#define CONFIG_PMECC_CAP 8 +#define CONFIG_PMECC_SECTOR_SIZE 512 + #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ #ifdef CONFIG_SD_BOOT @@ -50,6 +70,14 @@ "fatload mmc 0:1 0x21000000 at91-sam9x60ek.dtb;" \ "fatload mmc 0:1 0x22000000 zImage;" \ "bootz 0x22000000 - 0x21000000" + +#elif defined(CONFIG_NAND_BOOT) +/* bootstrap + u-boot + env + linux in nandflash */ +#define CONFIG_ENV_OFFSET_REDUND 0x100000 +#define CONFIG_BOOTCOMMAND "nand read " \ + "0x22000000 0x200000 0x600000; " \ + "nand read 0x21000000 0x180000 0x20000; " \ + "bootz 0x22000000 - 0x21000000" #endif /* From patchwork Fri Sep 20 13:03:42 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165182 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="QVfkzU0e"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYtQ13V9z9s00 for ; Fri, 20 Sep 2019 23:08:13 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id A601DC21E0B; Fri, 20 Sep 2019 13:05:53 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.8 required=5.0 tests=T_DKIM_INVALID, UPPERCASE_50_75 autolearn=no autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id C6E35C21E34; Fri, 20 Sep 2019 13:04:37 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id E92D2C21E0B; Fri, 20 Sep 2019 13:04:00 +0000 (UTC) Received: from esa6.microchip.iphmx.com (esa6.microchip.iphmx.com [216.71.154.253]) by lists.denx.de (Postfix) with ESMTPS id 29F13C21E2F for ; Fri, 20 Sep 2019 13:03:51 +0000 (UTC) Received-SPF: Pass (esa6.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa6.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa6.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa6.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa6.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: gT6RzmEIWgBC5apX+o3eH75pROSODhxc54VTTRH1Ka8eEycuMwcsABJMLU1fyrEXrryl8PUfjl GSdoCbeCCEK5fGczk4E/Bc5SaI9C+aM34RvZXuIlZu5JwdLklk/TI7iEw+58GRysv7+X5FyS5H /MbiO5hPeN/cySn4C04lAraNsCeWJeWV44Pq4+gCCNOGapic9/KsuByehUU8fkGGzzA1ER8uAj kcgwCSjqhnhLoAg3rAkynwOLBULNkyeqA17ofjCIWNZQsJsjxclabInWbJPCTSMN9e/YzSj+Cq 6oE= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="47024555" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:49 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:44 -0700 Received: from NAM01-BY2-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:44 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=aS0vu/01Sm9OhczV2fZyeMmOJ787OHuinMS2fOzLHnb/2VvzRl8YO6B7VyBOFeRsKia/tXElW+KCUGdBXvr6vFmvjehG+0RKDrih3kEleVaWukwpOkKeeT/mPmcAxvWQ5Of8cY1DgGCvoHeBq8jvXcuNbIVlSD49wadSrMEDQ6RTY0HY8EkCfySOPyJNOa0GkmO0BlidaTo1c2ydGTU14UxT7XwF2lz68nhZuGdgjkU4ZIm5B1R39ro3V5+Dn8Bm1WjjCQAM0sLfVH1iK4K4vxZbMd7vDVS4Sm/0prIEi/OTAjwBzqQO0MaeOTqGW6VBREN5nrCN9Uway1/Qg4cPeA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=AGxIdTYXo1n6ZnzSpkS/Gcgpcr8s92RhQXyGpAh5BoE=; b=TYLHSmgUlKX/rbFYILF0eKmElP4gcD7WITWy/4FMeFfnyIFH1RTDxygAKSQFEyYy8c0/jBtesvZOGFSjzkOEt4tIgVHQVyEDutR0hyfOzkG4Lz9hg+o/qTJM4tMmFaGKO6UAU+1DyERUqRoQp+4F9PEq9jZ25n0USBMs6MmInf9A3ls/fefEfetaCiLAs3SAQWRL9kQBAQiJiBuwqc3ZZlYkoGUIADgHPBp1bXZYzphGvTirUE+1RKZYrcZS2RKde98C/FaAtIrdKuGvbsR/lyPMdhu/NPsJuPkXjyohAKeDXXFSLtx2Sfs3Da0cSwItbGFTwhcoa/Qbe+SEec8Qlg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=AGxIdTYXo1n6ZnzSpkS/Gcgpcr8s92RhQXyGpAh5BoE=; b=QVfkzU0emljbmzrk1SPeKKllmzCEZf1NA5rzHe4TuGWseWF17I9XoQ32pOBcCuETc9FU7Vt0T7ClC13rBguOjDdlSbykmxOSlpbEY9CNj+RZIBAI9PmCUUxD+H6qa8Lbq5EbFhoQFuEJZCAvBeaDLHQJdVjwYyDngqblgESN1aY= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:42 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:42 +0000 From: To: , , Thread-Topic: [PATCH 09/12] configs: Add sam9x60ek_nandflash_defconfig Thread-Index: AQHVb7PTYCRLi7QOG0mO+oBWuMygJQ== Date: Fri, 20 Sep 2019 13:03:42 +0000 Message-ID: <20190920130301.26600-10-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 87ec7e77-0d28-4a7d-ce69-08d73dcaf62b x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:31; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(1496009)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: x6ALXAffdDTu35CUcLKYqhXfYk9bauI9vPA+HVtOkvMq9yK3QpHFevL7An/NcqrloVe3X4ZbZDuWEyii9Ck+R6mK5kY9xMtfPmtFZHh1UjpWmbNmX6B+P6RhSc4/QogekVK6H9fnDMJlKlnBjqqcDBHjHH7mFs3hrMp7g+x8sOQQq70re8wI9HdzQBraltunbO5SX6wQm94YpAPgY+K93D8Wvv75jjmjUmFGoQySpwoncKfFZ5MWe/P4YGl83NFcM924CCnsWPyFz6ycHVaGL4Tyv8M/fTlE7Qd853TXxdPtot/lV7IqESQb47p8JmUx74EKRd0U88KdwY5Gmw5D3GspG1i3hSLUJt7u/DsZeeLY15Hh7m7lLjDPpEhAO78DC/wgC9OwK4zy2iKhK42kIwhtTlCv3iilA2obZjhkccQ= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 87ec7e77-0d28-4a7d-ce69-08d73dcaf62b X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:42.0847 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: VcIkzlY+pN7SgeKIQiJc5ddWZ7Y9KXjnA1hro/Jmk205UOdyc2X6DTbM4O/GURZtWNIwKWoahDizEoKNndbRJ3Px+pW5KWTOku0dKacHjFk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 09/12] configs: Add sam9x60ek_nandflash_defconfig X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus Boot from nand flash. Signed-off-by: Tudor Ambarus --- configs/sam9x60ek_nandflash_defconfig | 51 +++++++++++++++++++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 configs/sam9x60ek_nandflash_defconfig diff --git a/configs/sam9x60ek_nandflash_defconfig b/configs/sam9x60ek_nandflash_defconfig new file mode 100644 index 000000000000..4858539edeec --- /dev/null +++ b/configs/sam9x60ek_nandflash_defconfig @@ -0,0 +1,51 @@ +CONFIG_ARM=y +CONFIG_ARCH_AT91=y +CONFIG_SYS_TEXT_BASE=0x23f00000 +CONFIG_TARGET_SAM9X60EK=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_NR_DRAM_BANKS=8 +CONFIG_DEBUG_UART_BOARD_INIT=y +CONFIG_DEBUG_UART_BASE=0xfffff200 +CONFIG_DEBUG_UART_CLOCK=200000000 +CONFIG_DEBUG_UART=y +CONFIG_FIT=y +CONFIG_NAND_BOOT=y +CONFIG_BOOTDELAY=3 +CONFIG_USE_BOOTARGS=y +CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk mtdparts=atmel_nand:256k(bootstrap)ro,768k(uboot)ro,256k(env_redundant),256k(env),512k(dtb),6M(kernel)ro,-(rootfs) rootfstype=ubifs ubi.mtd=6 root=ubi0:rootfs rw" +CONFIG_SYS_CONSOLE_IS_IN_ENV=y +# CONFIG_DISPLAY_BOARDINFO is not set +CONFIG_HUSH_PARSER=y +CONFIG_SYS_PROMPT="U-Boot> " +CONFIG_CMD_BOOTZ=y +# CONFIG_CMD_FLASH is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_NAND=y +CONFIG_CMD_NAND_TRIMFFS=y +# CONFIG_CMD_SETEXPR is not set +CONFIG_CMD_DHCP=y +CONFIG_CMD_PING=y +CONFIG_CMD_FAT=y +CONFIG_CMD_UBI=y +CONFIG_OF_CONTROL=y +CONFIG_DEFAULT_DEVICE_TREE="sam9x60ek" +CONFIG_ENV_IS_IN_NAND=y +CONFIG_DM=y +CONFIG_CLK=y +CONFIG_CLK_AT91=y +CONFIG_AT91_GENERIC_CLK=y +CONFIG_DM_GPIO=y +CONFIG_AT91_GPIO=y +CONFIG_DM_MMC=y +CONFIG_GENERIC_ATMEL_MCI=y +CONFIG_DM_ETH=y +CONFIG_MACB=y +CONFIG_PINCTRL=y +CONFIG_PINCTRL_AT91=y +CONFIG_DM_SERIAL=y +CONFIG_DEBUG_UART_ATMEL=y +CONFIG_DEBUG_UART_ANNOUNCE=y +CONFIG_ATMEL_USART=y +CONFIG_TIMER=y +CONFIG_ATMEL_PIT_TIMER=y +CONFIG_OF_LIBFDT_OVERLAY=y From patchwork Fri Sep 20 13:03:45 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165189 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="BCjxWnjK"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYwZ39dTz9s00 for ; Fri, 20 Sep 2019 23:10:06 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id EF65EC21DFA; Fri, 20 Sep 2019 13:07:26 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 46DA4C21DA1; Fri, 20 Sep 2019 13:05:28 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 27172C21C8B; Fri, 20 Sep 2019 13:04:01 +0000 (UTC) Received: from esa6.microchip.iphmx.com (esa6.microchip.iphmx.com [216.71.154.253]) by lists.denx.de (Postfix) with ESMTPS id 0A6DAC21E35 for ; Fri, 20 Sep 2019 13:03:51 +0000 (UTC) Received-SPF: Pass (esa6.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa6.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa6.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa6.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa6.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: f80Xjwk40FHjrPtN5JT6hhNydD6FyhjFATm8tdnUkRsNXJRaxbpYpUR9NZQuDn51u+PLkLHih7 76It66UEBcTcsKE8heySFi22YIHjxyXHf00pejrDrOwwnoYMBOl1K+n/BxiW3Z1znwpqWsNNo0 QQdBLwJ19rjMAr6XsEGdZrvc0r6EzGGW88lAUMjWcJHvqFweJUop0Ytk8R2I3FT8tqzt7Cnr2p 4U01KdmAlbmRmLROeVZenLaIkbo0++miXV0vjroABMYNWPAYP+QIoGtWh0JejNGzVEFsRDGdXq po4= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="47024571" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:50 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:47 -0700 Received: from NAM01-BY2-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:47 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=J/leAsI09LHnU0vzVVqWlmxB85amKY+JvOTFopyKpQSj5UTdH41fmZ2sZxGchaKGe7LbzEeVkvSARkJsIqtl0+AhqtTyvbjSKnRVypPO7sYwXGSqGgrFR8KssdbTGTrqvdv/wDelyOVEpBZfpz3/cipfNrAXZNdjHHL1FM2b66fZvL+8n0uFcLwg5P0k9Af63MyY5DTKQdp2LZeiGfntCdmG8c62rJJoO/IuUK0+SmJvmbFhYWLnT+JvH6EmbvNr32vJkK3ZlmtK0xCZGtdlNPaeiFYp7bDp4ia1lG6XATLAEKqKQKhZjolLGPY/t6EcCBD3Y762aRC+HDpt/EdhsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HALhwSJPfaV9C8sSPsAZxqi8OomBpUt7reeaJLdrAZ4=; b=MviaHU7MrqaBHcPc+wFKA9lLGa3Q5DR3cxKFvPYmKsXOSdvyAKS7qJMWkHTpKCBRluNPE+66NxHySOLFdwy0rTRxMLVL9uTfi/9pSxS8rpq3HYdznnDHOcSusbJXd4ggiSfbSbSpl93EFlEvrpdKuGyXbDU0Sk6Tk7omCvV4Q7DhsTCt1SGI72B4AicwQWHp7n5W7jWf89Bj2w/hagkkDxD+XnrgHXHjJEr/tLkb/1voQEjCA/Ie8GTNpZwcutr/YQDpIl6Q9LwltKe8ef2V3IhKgWTm6mNI9jTBblRHpD9pX/FgWbTdgIkemEZ7HFDN2Cj2DfFVpvrP7ph24dcQdQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HALhwSJPfaV9C8sSPsAZxqi8OomBpUt7reeaJLdrAZ4=; b=BCjxWnjKqhPnBC5nIsr2ruvBGo8CmLlKmOG9cNpAzz6kmt3d35zBRV9h+1M8u/LOIMysatLScLJwaNRYaHYZPwEoqRDlawJie0wiwhkQn2mDUQ6K6DoZ7cRMFyeD6YtM/i6hDedghxxX0PS2g0jN/ER6B4KXTNXEU4/Le5O1cPU= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:45 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:45 +0000 From: To: , , Thread-Topic: [PATCH 10/12] configs: sam9x60ek: Add QSPI_BOOT defines Thread-Index: AQHVb7PVfBc4gsEn30yv2IvVh5oQNg== Date: Fri, 20 Sep 2019 13:03:45 +0000 Message-ID: <20190920130301.26600-11-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: d6dda223-7c38-4c47-a9ff-08d73dcaf81a x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-purlcount: 1 x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:2089; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(1496009)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6306002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(966005)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: uFI2euOSz3obj8Hju1P8By4esQss3T+U6aELUiMM+4hpBfzNuoEkiyWcTsKNXK5EuhuDbEstqbp/YPHeFboDYr868l0CZdenu0JbAvZvHp77ywAuzmJZej78OVP/TvQ0rxH52JCoDKr3LQfZbhMzrdT7Ux4XeY12FLhILgeSmLoAaU3C1dUTclC513byrWQl/4ZowjJep3r6A5/4Q5DhXJ08Jx3V5BvBOrqgIFOcPG5FNjQVr3cFbRnE8HxGM1e9EnT4DNMWwL+iEoEAIODl+A1JZ95giR2Lw+RtXWNt5+Vr9XWWGH7AXD0ReTWnRr7O3klDEkKVnZEeINyr8E7IXV7qdrBBHU46MfLGhcSQL2jdSSaL+ZlA26wugpFlFyyl0sLqdr+vI+DnFCJEBJtgavsdb+i8kup9ftNnmIR26hQ= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: d6dda223-7c38-4c47-a9ff-08d73dcaf81a X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:45.4787 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: vfL8wUmieRCkBAkEpiEQOsVrhAsSZ3qDtCrcUQBNlieb5wvIP9rBVuuZ0X7NsvEYovbGPeWZwEz2i3/G1GMtG3mbX56dxD/ZqtKNnK9q/bk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 10/12] configs: sam9x60ek: Add QSPI_BOOT defines X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus Cope with the offsets defined at: https://www.at91.com/linux4sam/pub/Linux4SAM/SambaSubsections/demo_nandflash_map_lnx4sam6x.png The environment starts at 0x140000 and it's of size 0x20000. The device tree starts at 0x180000 and it's of size 0x80000. The zImage starts at 0x200000 and it's of size 0x600000. Signed-off-by: Tudor Ambarus --- include/configs/sam9x60ek.h | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/include/configs/sam9x60ek.h b/include/configs/sam9x60ek.h index dbcbce3a2b80..5f89ae4a511a 100644 --- a/include/configs/sam9x60ek.h +++ b/include/configs/sam9x60ek.h @@ -78,6 +78,13 @@ "0x22000000 0x200000 0x600000; " \ "nand read 0x21000000 0x180000 0x20000; " \ "bootz 0x22000000 - 0x21000000" + +#elif defined(CONFIG_QSPI_BOOT) +/* bootstrap + u-boot + env + linux in SPI NOR flash */ +#define CONFIG_BOOTCOMMAND "sf probe 0; " \ + "sf read 0x21000000 0x180000 0x80000; " \ + "sf read 0x22000000 0x200000 0x600000; " \ + "bootz 0x22000000 - 0x21000000" #endif /* From patchwork Fri Sep 20 13:03:48 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165188 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="N/2ynOS2"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYwQ1lYBz9s00 for ; Fri, 20 Sep 2019 23:09:58 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id C9B22C21D4A; Fri, 20 Sep 2019 13:07:14 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 49DCCC21DD9; Fri, 20 Sep 2019 13:05:08 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 2B9A5C21BE5; Fri, 20 Sep 2019 13:04:04 +0000 (UTC) Received: from esa6.microchip.iphmx.com (esa6.microchip.iphmx.com [216.71.154.253]) by lists.denx.de (Postfix) with ESMTPS id 64373C21E50 for ; Fri, 20 Sep 2019 13:03:54 +0000 (UTC) Received-SPF: Pass (esa6.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa6.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa6.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa6.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa6.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: yp5ZAgI4grJzIhHIlguowLxkxXfg4bX0znusfy2Mihci9YvtrGbRsz81los9er8BRpquUGe+cJ 7uMjR3Trvv6/BJM1cZPnA1MX7MwkH/aIvhrPjX0PQKeoiMCAES0hjmFjs0QNKkR62npdyYHDys XobB29RrrI6ZyXRakii1x8tYwacp28sgxJcolyLkNjjDDgXaIXTm+h7vx+8MpHC0KnnTnjhtnD Pyn+NOGbLxCdHjAfZltGDp7DBxqQ3SKT8CDHnkgHAgQdwUFJizy6zpMaFTRo6iIeUN8h/coCLD pOM= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="47024583" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:03:52 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:50 -0700 Received: from NAM01-BY2-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:50 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KkDSBn/2ytDqrqkqd/Ygi5cckg0OVSluM3Qfgr0gFuwW6bAG4MVGRetXd6esHkDq9Ss/YpnzrRl90sbsal1FIYyHh4MvhsmsMDX/bSisIzcpXkRIkU/f2mviqMriUIx2cNCzIzKHJjdaUuFxvXdfkVVlszGDSrBVbrZof+wKmI1vUifOpfzBatPdR1gLXyqvV4c/YxE2FoJ+7KDJTphVmTfFRkMfjCRQt+njSVw94VQz2KyzMb8mxUGBxv0GePpe7pnGk52lfBkVxiwZrXoJ5HAQNV0B1zuvqAOFhm7RuPAupk3PkI8UBEOuqYlO1LeEiTmXR4ncMxH9vE5Bu4yU3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=K9E2DZt9F8jrDGJD0JvBcU4QqL1lrWGKzhV3r9FnItI=; b=nvztabDSJipt6Lmao1Qgct1NaYHlIAHKdG8j8KPbJCgeQwWt+NosTsOlL0OSvN2aXPqIEMmasisQp6v7KUPfUw9SHIzkoNR64hRAns7RvWSbzpMSa6Ycpl47ETEuKNv/cMgOSJppvKBIAOqeUc4HmMrfqyuahfPW8lw7bVMtVLcIduwcmPdu42WTJDxDsUtjWMYb30EyZcZZ/QbAma9C6EWTrl6Dvpf26dHBvIpM/Pkp+3Gf4wpqZzLT4lMttBBDLgv1IsN1QUsyjHNYsnZoEeF/5emx8yPxai0PP9xwgKdBE6VPFnI7mfFQqvu5h2HRlF7c7z5Tk9T1BNe1Rz3jMQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=K9E2DZt9F8jrDGJD0JvBcU4QqL1lrWGKzhV3r9FnItI=; b=N/2ynOS2Ky3xzMjJP4/mcGgiRGldEzQrxcX8cEoqWO4vOFoMqYKbiUakLzas1ED8kIxOhRu6ZBkxvfZk6aRmCTn9N8axI7/4L0+DKhMT0LWoZ96GGBZZdmlsyC3sSp0+AICF7JgFfYE8I7MDXYKG0LEjONsra+2I4U9xwmrxs/4= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:48 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:48 +0000 From: To: , , Thread-Topic: [PATCH 11/12] ARM: dts: at91: sam9x60ek: Enable qspi node Thread-Index: AQHVb7PXH7FfQyB//0eKXB8Xi2yjwQ== Date: Fri, 20 Sep 2019 13:03:48 +0000 Message-ID: <20190920130301.26600-12-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: ba642c10-b54d-4ccc-42f7-08d73dcafa1e x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:843; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(1496009)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(14444005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: Z2luX4zhH67kH2WtZiekncYDA0B2/Z2KwN4gUjiRPQeQbA8t8KLeHb7Umwqjhki0M3eaOkWql8ZebHmbYWzL5au07wsn2OqLxHcminZyr1uTBhzsV+tJ2RBiElAGaDjHu6oC+PjbEWjwJ3KIHNX54312dnvFQ647ioSvWZSn+XotFZVrEDtkq+scadyOZ+77aMZpKs0PCuED92koEKtlV52bQg51heacToc+bs6UEbB1yEnrY9ExmUKY/23wZE9m/ewDiJ3Y3FlHhsJvvbWm4UH1r4VI8bY/bdxXI7gNgSmrRQ/F4JuvyHwgZH7YhWz7rlkbdSZrPz+bjh8d+rZe7Fo071B33zvqhxDViTZ1kGFkMN7zqnLwmXZDicqRXNixQ6ClFHwuoT+5MQjTWcFWM73r1di22GZMiswjHtrZHyc= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: ba642c10-b54d-4ccc-42f7-08d73dcafa1e X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:48.6758 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: NWatlC8FYV2qNqXb0EfN+oiaEn/d3O6A2TLpZzVnnY7ko+t+6UBCVZ7HOD64biuuLrN71MQMJ6Jk4qGKHtXcVaIHDEGLnDcr03g22HQM7W0= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 11/12] ARM: dts: at91: sam9x60ek: Enable qspi node X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus The sam9x60 qspi controller uses 2 clocks, one for the peripheral register access, the other for the qspi core and phy. Both are mandatory. Enable the qspi node together with the SST26VF064B qspi nor flash memory. Booting from the QSPI NOR flash is now possible. Signed-off-by: Tudor Ambarus --- arch/arm/dts/sam9x60.dtsi | 29 +++++++++++++++++++++++++++++ arch/arm/dts/sam9x60ek-u-boot.dtsi | 28 ++++++++++++++++++++++++++++ arch/arm/dts/sam9x60ek.dts | 31 +++++++++++++++++++++++++++++++ 3 files changed, 88 insertions(+) diff --git a/arch/arm/dts/sam9x60.dtsi b/arch/arm/dts/sam9x60.dtsi index a66d0a278a87..9c16ba1e6a87 100644 --- a/arch/arm/dts/sam9x60.dtsi +++ b/arch/arm/dts/sam9x60.dtsi @@ -22,6 +22,7 @@ serial0 = &dbgu; gpio0 = &pioA; gpio1 = &pioB; + spi0 = &qspi; }; clocks { @@ -60,6 +61,17 @@ #size-cells = <1>; ranges; + qspi: spi@f0014000 { + compatible = "microchip,sam9x60-qspi"; + reg = <0xf0014000 0x100>, <0x70000000 0x10000000>; + reg-names = "qspi_base", "qspi_mmap"; + clocks = <&qspi_clk>, <&qspick>; + clock-names = "pclk", "qspick"; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + macb0: ethernet@f802c000 { compatible = "cdns,sam9x60-macb", "cdns,macb"; reg = <0xf802c000 0x100>; @@ -172,6 +184,18 @@ atmel,clk-divisors = <1 2 4 6>; }; + system: systemck { + compatible = "atmel,at91rm9200-clk-system"; + #address-cells = <1>; + #size-cells = <0>; + + qspick: qspick { + #clock-cells = <0>; + reg = <19>; + clocks = <&mck>; + }; + }; + periph: periphck { compatible = "microchip,sam9x60-clk-peripheral"; #address-cells = <1>; @@ -202,6 +226,11 @@ #clock-cells = <0>; reg = <24>; }; + + qspi_clk: qspi_clk { + #clock-cells = <0>; + reg = <35>; + }; }; generic: gck { diff --git a/arch/arm/dts/sam9x60ek-u-boot.dtsi b/arch/arm/dts/sam9x60ek-u-boot.dtsi index 68e220926e5e..93cf1262f6fc 100644 --- a/arch/arm/dts/sam9x60ek-u-boot.dtsi +++ b/arch/arm/dts/sam9x60ek-u-boot.dtsi @@ -31,6 +31,10 @@ u-boot,dm-pre-reloc; }; +&qspi { + u-boot,dm-pre-reloc; +}; + &pinctrl_dbgu { u-boot,dm-pre-reloc; }; @@ -39,10 +43,18 @@ u-boot,dm-pre-reloc; }; +&pinctrl_qspi { + u-boot,dm-pre-reloc; +}; + &pioA { u-boot,dm-pre-reloc; }; +&pioB { + u-boot,dm-pre-reloc; +}; + &pmc { u-boot,dm-pre-reloc; }; @@ -59,6 +71,14 @@ u-boot,dm-pre-reloc; }; +&system { + u-boot,dm-pre-reloc; +}; + +&qspick { + u-boot,dm-pre-reloc; +}; + &periph { u-boot,dm-pre-reloc; }; @@ -67,6 +87,10 @@ u-boot,dm-pre-reloc; }; +&pioB_clk { + u-boot,dm-pre-reloc; +}; + &sdhci0_clk { u-boot,dm-pre-reloc; }; @@ -75,6 +99,10 @@ u-boot,dm-pre-reloc; }; +&qspi_clk { + u-boot,dm-pre-reloc; +}; + &generic { u-boot,dm-pre-reloc; }; diff --git a/arch/arm/dts/sam9x60ek.dts b/arch/arm/dts/sam9x60ek.dts index 6fe9f19f0bc7..63904272f08f 100644 --- a/arch/arm/dts/sam9x60ek.dts +++ b/arch/arm/dts/sam9x60ek.dts @@ -16,6 +16,37 @@ chosen { stdout-path = &dbgu; }; + + ahb { + apb { + qspi: spi@f0014000 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_qspi>; + status = "okay"; + + nor_flash: sst26vf064@0 { + compatible = "spi-flash"; + reg = <0>; + spi-max-frequency = <80000000>; + spi-rx-bus-width = <4>; + spi-tx-bus-width = <4>; + }; + }; + + pinctrl { + pinctrl_qspi: qspi { + atmel,pins = + ; + }; + + }; + }; + }; }; &macb0 { From patchwork Fri Sep 20 13:03:51 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 1165187 X-Patchwork-Delegate: eugen.hristev@microchip.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="GNDiyL0X"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46ZYwH700Dz9s4Y for ; Fri, 20 Sep 2019 23:09:51 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id 70AD6C21DA6; Fri, 20 Sep 2019 13:06:35 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.8 required=5.0 tests=T_DKIM_INVALID, UPPERCASE_50_75 autolearn=no autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 78F16C21D65; Fri, 20 Sep 2019 13:04:46 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id E3FD0C21D83; Fri, 20 Sep 2019 13:04:16 +0000 (UTC) Received: from esa3.microchip.iphmx.com (esa3.microchip.iphmx.com [68.232.153.233]) by lists.denx.de (Postfix) with ESMTPS id C0EC2C21DD3 for ; Fri, 20 Sep 2019 13:04:07 +0000 (UTC) Received-SPF: Pass (esa3.microchip.iphmx.com: domain of Tudor.Ambarus@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="Tudor.Ambarus@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa3.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com; envelope-from="Tudor.Ambarus@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa3.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: j9qbUIRIo27Ckn3CzWpmk0zKXf2xfluGJwZpfe+j2piB/10Hyyq9QUByKvdF897kZBBj8eIp4Q YnVDJi+RRskF8gdeMGeJHYzZgSegI5D1UL2MyBLc0nHLB7wVRKbi2aQ6Yk0rQozfWo6Sy5XR/I Eax3Khb3RQF5BBWqCvnGLr1bs7U/YQnXxaVTdXsIi+guCY2HjM2Gq5Be1sSXOCjg4HzPOtxVAY H1oqI4fHI7hweKBZ5UcEysYqm2NbJMwOzHA/wKn//qb7LWYwG3uWIw2Owk4wYqkLtqOKIK8pgp jz0= X-IronPort-AV: E=Sophos;i="5.64,528,1559545200"; d="scan'208";a="49889385" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Sep 2019 06:04:05 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 20 Sep 2019 06:03:53 -0700 Received: from NAM01-BY2-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 20 Sep 2019 06:03:53 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=apVb4G59dyBedhf4CpdAxUCmLc9baT1PEflgd5yt0HxsyQt/8O/rDUPW7kkulIezZar4uz/LXANtT69uhj5aLSIgbBsaqBic9CZNUDlWW6ASbeZgssdTT9lFiO7UTku/DARHyo7DHDrThZcJEQBXTG7HTe6FC4pD6HKhPLgVn0s0PImBVNJYfhPZvesTYoomeZtXXA7syxa28QFlicE19gJp0IzAUZWYkdj71183aP3y5QRkzlh27prxBaZkFImDHzSkxLgeyj2fXSRogiFNCa78YFMzeolrHs4P/2UmU8leYobuYjCs/MiNaJV4bhpkL05woUCeEflvyS2gJWTuuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JSjtiPuFWG8CkoP7Vk4Dy1vhaQGeqjaxoSBZRBrRApg=; b=F46BDwznp6V6PePw9tzvK/amqjknSfhOxq24cU0AQjamKFf01Zvod0XExUUFjs0/XoUE+Gf80tLg15z4fhFQfNTaLo+VSj3JXyNsNZRU++XFY01eIXXLFqDrOal1Nr7/MFfsTHAd5268vdEWxgi8c2OsmyN3RRzp9t6cdmeV76dCziL0ULlkffDFytltFusA2vuI0Io+N3ut3JXCejJnXH61jyBZO0lA6R30ea2pnWVXndICAwgF2Nu6IinTDt4CuYDsvtxpybtUIPj7KS45mjVAWnHLmttCg8PjIXUfx0dqqI5oPUL7bC/rkYBaqkR+nHeUXPVej/FwXuzdYBrDCw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JSjtiPuFWG8CkoP7Vk4Dy1vhaQGeqjaxoSBZRBrRApg=; b=GNDiyL0X1z196DwezODHMxNva3J23BF7Y+0mxJf+x9PtyGn99e7sAlecU4V32gRlMZmr3WMrqmZeMA1Zaaumcmj1p5SVcmr/yX0L6CUyUFst2hmvhUmhsc3FQu/x2PbuqAZG6Z7d3r1n2XFQcAm3i55eZ4FTAQOmBHZ/Su2pgWc= Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by MN2PR11MB4221.namprd11.prod.outlook.com (52.135.38.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2284.18; Fri, 20 Sep 2019 13:03:52 +0000 Received: from MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7]) by MN2PR11MB4448.namprd11.prod.outlook.com ([fe80::c951:b15a:e4b3:30f7%7]) with mapi id 15.20.2284.023; Fri, 20 Sep 2019 13:03:52 +0000 From: To: , , Thread-Topic: [PATCH 12/12] configs: Add sam9x60ek_qspiflash_defconfig Thread-Index: AQHVb7PZR2Ofc77bcUaXauS/wR2fKA== Date: Fri, 20 Sep 2019 13:03:51 +0000 Message-ID: <20190920130301.26600-13-tudor.ambarus@microchip.com> References: <20190920130301.26600-1-tudor.ambarus@microchip.com> In-Reply-To: <20190920130301.26600-1-tudor.ambarus@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0102CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:803::16) To MN2PR11MB4448.namprd11.prod.outlook.com (2603:10b6:208:193::29) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.9.5 x-originating-ip: [94.177.32.156] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: cb242a92-9533-41c7-459e-08d73dcafc0d x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600167)(711020)(4605104)(1401327)(2017052603328)(7193020); SRVR:MN2PR11MB4221; x-ms-traffictypediagnostic: MN2PR11MB4221: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:298; x-forefront-prvs: 0166B75B74 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(1496009)(346002)(376002)(366004)(396003)(136003)(39860400002)(199004)(189003)(64756008)(66476007)(66556008)(66946007)(36756003)(66446008)(1076003)(5660300002)(107886003)(6486002)(6436002)(6512007)(110136005)(316002)(486006)(54906003)(446003)(7736002)(7416002)(11346002)(476003)(305945005)(2616005)(256004)(4326008)(478600001)(52116002)(102836004)(26005)(25786009)(6116002)(3846002)(2906002)(386003)(6506007)(186003)(76176011)(99286004)(14454004)(86362001)(2201001)(50226002)(8936002)(8676002)(81156014)(81166006)(71200400001)(71190400001)(2501003)(66066001); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR11MB4221; H:MN2PR11MB4448.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: 8FFwz+c7AC7CwbdbHra3vGPwvHjZiv2Xj9SHH8cxYvQks1jQ+EaM1PkodDZsGlMBXRRxlp64Wi4PyO34NU/8nAT9dtmD+PRTQhBCxVXwB3CGBxWhEp+Jf4pv3GCtraXG3bA472Rc2qUm0oAE57cV72NHkEtFRoDs4mRqbnvHSGgm+W8qo1ye5qUG76/60KFGrzupOL4Qs7WRglUmpm5cQXCdxXOAaX4bzb1ALwVyqIOUEtn+XulnWQduBKIXCkiIdYKVb7C3ytL8YRmIGq3qLO2wRpHIBbRIAUz/gPQYhT2WLCGxNWXsKSLsKdZ3DyDRkE0PVoZQqrut0myk3YjQiG5R4BG2B4V5KH/IDab3MDnwSh9EPr/Sd2+dvncZv/nJ+wyXtK2V8KX6iVg7jf07XHBvj7VRIjBfZzkRhsl9kt0= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: cb242a92-9533-41c7-459e-08d73dcafc0d X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Sep 2019 13:03:51.9469 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ncZ16JxHzyV86KnFayWTEWQdQAGZbSuumyKQT7GmXKO6ubamLgNOTt2daus4JX3z6we+YOwzMG8UKiqG2z1kP1GugwHsuk58muBXrtl/DWw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4221 Cc: Nicolas.Ferre@microchip.com, Sandeep.Sheriker@microchip.com, sr@denx.de, Claudiu.Beznea@microchip.com, marek.vasut+renesas@gmail.com Subject: [U-Boot] [PATCH 12/12] configs: Add sam9x60ek_qspiflash_defconfig X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Tudor Ambarus Boot from QSPI nor flash. The at91bootstrap, u-boot, u-boot env redundant, u-boot env, device tree and kernel will reside in the QSPI nor flash. The rootfs will reside in the NAND flash. Signed-off-by: Tudor Ambarus --- configs/sam9x60ek_qspiflash_defconfig | 73 +++++++++++++++++++++++++++++++++++ 1 file changed, 73 insertions(+) create mode 100644 configs/sam9x60ek_qspiflash_defconfig diff --git a/configs/sam9x60ek_qspiflash_defconfig b/configs/sam9x60ek_qspiflash_defconfig new file mode 100644 index 000000000000..8e3bf5e4ede6 --- /dev/null +++ b/configs/sam9x60ek_qspiflash_defconfig @@ -0,0 +1,73 @@ +CONFIG_ARM=y +CONFIG_ARCH_AT91=y +CONFIG_SYS_TEXT_BASE=0x23f00000 +CONFIG_TARGET_SAM9X60EK=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_NR_DRAM_BANKS=8 +CONFIG_DEBUG_UART_BOARD_INIT=y +CONFIG_DEBUG_UART_BASE=0xfffff200 +CONFIG_DEBUG_UART_CLOCK=200000000 +CONFIG_ENV_SECT_SIZE=0x1000 +CONFIG_DEBUG_UART=y +CONFIG_ENV_VARS_UBOOT_CONFIG=y +CONFIG_FIT=y +CONFIG_QSPI_BOOT=y +CONFIG_BOOTDELAY=3 +CONFIG_USE_BOOTARGS=y +CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk mtdparts=atmel_nand:256k(bootstrap)ro,768k(uboot)ro,256k(env_redundant),256k(env),512k(dtb),6M(kernel)ro,-(rootfs) rootfstype=ubifs ubi.mtd=12 root=ubi0:rootfs rw" +CONFIG_SYS_CONSOLE_IS_IN_ENV=y +# CONFIG_DISPLAY_BOARDINFO is not set +CONFIG_HUSH_PARSER=y +CONFIG_SYS_PROMPT="U-Boot> " +CONFIG_CMD_BOOTZ=y +# CONFIG_CMD_FLASH is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_NAND=y +CONFIG_CMD_NAND_TRIMFFS=y +CONFIG_CMD_SF=y +# CONFIG_CMD_SETEXPR is not set +CONFIG_CMD_DHCP=y +CONFIG_CMD_PING=y +CONFIG_CMD_FAT=y +CONFIG_CMD_UBI=y +CONFIG_OF_CONTROL=y +CONFIG_DEFAULT_DEVICE_TREE="sam9x60ek" +CONFIG_ENV_IS_IN_SPI_FLASH=y +CONFIG_USE_ENV_SPI_BUS=y +CONFIG_ENV_SPI_BUS=0 +CONFIG_USE_ENV_SPI_CS=y +CONFIG_ENV_SPI_CS=0 +CONFIG_USE_ENV_SPI_MAX_HZ=y +CONFIG_ENV_SPI_MAX_HZ=50000000 +CONFIG_USE_ENV_SPI_MODE=y +CONFIG_ENV_SPI_MODE=0x0 +CONFIG_DM=y +CONFIG_CLK=y +CONFIG_CLK_AT91=y +CONFIG_AT91_GENERIC_CLK=y +CONFIG_DM_GPIO=y +CONFIG_AT91_GPIO=y +CONFIG_DM_MMC=y +CONFIG_GENERIC_ATMEL_MCI=y +CONFIG_MTD=y +CONFIG_DM_SPI_FLASH=y +CONFIG_SPI_FLASH=y +CONFIG_SPI_FLASH_MACRONIX=y +CONFIG_SPI_FLASH_SPANSION=y +CONFIG_SPI_FLASH_STMICRO=y +CONFIG_SPI_FLASH_SST=y +CONFIG_SPI_FLASH_MTD=y +CONFIG_DM_ETH=y +CONFIG_MACB=y +CONFIG_PINCTRL=y +CONFIG_PINCTRL_AT91=y +CONFIG_DM_SERIAL=y +CONFIG_DEBUG_UART_ATMEL=y +CONFIG_DEBUG_UART_ANNOUNCE=y +CONFIG_ATMEL_USART=y +CONFIG_SPI=y +CONFIG_DM_SPI=y +CONFIG_ATMEL_QSPI=y +CONFIG_TIMER=y +CONFIG_ATMEL_PIT_TIMER=y +CONFIG_OF_LIBFDT_OVERLAY=y