From patchwork Wed Mar 16 09:00:08 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 1606048 X-Patchwork-Delegate: sbabic@denx.de Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.a=rsa-sha256 header.s=google header.b=j57r+yl+; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by bilbo.ozlabs.org (Postfix) with ESMTPS id 4KJPRF1VCWz9s0m for ; Wed, 16 Mar 2022 20:02:01 +1100 (AEDT) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 769C68395B; Wed, 16 Mar 2022 10:01:46 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="j57r+yl+"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id C7E0E833F1; Wed, 16 Mar 2022 10:00:46 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.2 Received: from mail-ej1-x634.google.com (mail-ej1-x634.google.com [IPv6:2a00:1450:4864:20::634]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 8C00F8301E for ; Wed, 16 Mar 2022 10:00:26 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=tommaso.merciai@amarulasolutions.com Received: by mail-ej1-x634.google.com with SMTP id p15so2696288ejc.7 for ; Wed, 16 Mar 2022 02:00:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=L9uM1P85HA0THhD0l8NMmjQike9rsvTBDRlulzjfiwE=; b=j57r+yl+WDd4Sz6WrEMUFOsdQT0S6K/XW5i5ZXRdEdAvYS2mCaUWWiBmGI7gBolxrS Jzt0iJLSARLjRWN55RMOX55oZpUFNlR2FoYTILORiVivKGLsDElhVT5LECD6vmMR7JlO n2eEW9tHax3M0mrlUrxsijU/8n0wDdEcdgELE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=L9uM1P85HA0THhD0l8NMmjQike9rsvTBDRlulzjfiwE=; b=erKipOPPbQWSh+RTkH72xacloeBqqsXMVLebypCsEIOSLP3rW5qUdYJ0lp1rtGU1a0 tzKbrUN8ZDYZ4ceZDt7XrgDFa9iBusOHhMr9q0gV+ATkzBcwaomnEjBcDh5rUx65Kg4e gVkuzvuN1d5Yrse3rsNTWWeQf/hU+efWbn5eo+puixwS9YQ2i2bhGnOGiNoVkBn0km6p eZbaIuJhwgiYd7QuQ6rzROEEE59jVPbpSIgZtn9XgcSYcqaOvtInc8GNGH2cxf0WEST1 2tdLV5VZ4K/0PpdVcgz1cHJ+uSPAxNK785Rn86B+0Odam9L1TYF/1TsE3OpuDhB6zc+R T5kA== X-Gm-Message-State: AOAM532JyypzGF7C4qn5ql31MWgdq7WwDIrWAS7tvnuHZWFA2D4R2/M6 jx6OowPuH4FT+8iJKcPso0HW9g== X-Google-Smtp-Source: ABdhPJy41UNqyuy5XPivuD+oEtqAMOdtONMUxOY3QloP2cRmEbRjsTIIuWav4oVgbY3sVhi5X2w15A== X-Received: by 2002:a17:906:a08b:b0:6cf:65bc:e7de with SMTP id q11-20020a170906a08b00b006cf65bce7demr26076901ejy.220.1647421226168; Wed, 16 Mar 2022 02:00:26 -0700 (PDT) Received: from tom-ThinkPad-T14s-Gen-2i.station (net-188-217-56-61.cust.vodafonedsl.it. [188.217.56.61]) by smtp.gmail.com with ESMTPSA id sa13-20020a1709076d0d00b006ce3ef8e1d4sm603793ejc.31.2022.03.16.02.00.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Mar 2022 02:00:25 -0700 (PDT) From: Tommaso Merciai To: Cc: tommaso.merciai@amarulasolutions.com, Stefano Babic , Fabio Estevam , "NXP i.MX U-Boot Team" , Peng Fan , Andrey Zhizhikin , Alice Guo , Ye Li , Marek Vasut , =?utf-8?q?Marek_Beh=C3=BAn?= , u-boot@lists.denx.de Subject: [PATCH 4/9] arm: imx: imx8mm: add enable_pwm_clk function Date: Wed, 16 Mar 2022 10:00:08 +0100 Message-Id: <20220316090013.8150-5-tommaso.merciai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220316090013.8150-1-tommaso.merciai@amarulasolutions.com> References: <20220316090013.8150-1-tommaso.merciai@amarulasolutions.com> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean Add function to enable_pwm_clck function into clock_imx8mm.c. This function first configure, then enable pwm1 clock from clock control register. The following configuration is used: source(0) -> 24 MHz ref clock div(0) -> no division for this clock References: - iMX8MMRM.pdf p 303 Signed-off-by: Tommaso Merciai --- arch/arm/mach-imx/imx8m/clock_imx8mm.c | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c b/arch/arm/mach-imx/imx8m/clock_imx8mm.c index 49945faf2c..5f2eddf715 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mm.c +++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c @@ -313,6 +313,17 @@ void enable_usboh3_clk(unsigned int enable) } } +void enable_pwm_clk(unsigned char enable) +{ + if (enable) { + clock_enable(CCGR_PWM1, false); + clock_set_target_val(PWM1_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(0) |CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1)); + clock_enable(CCGR_PWM1, true); + } else { + clock_enable(CCGR_PWM1, false); + } +} + void init_uart_clk(u32 index) { /*