From patchwork Wed Apr 29 16:34:45 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rayagonda Kokatanur X-Patchwork-Id: 1279524 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=quarantine dis=none) header.from=broadcom.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=broadcom.com header.i=@broadcom.com header.a=rsa-sha256 header.s=google header.b=O4d2f+oA; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 49C3zm5v09z9sRf for ; Thu, 30 Apr 2020 02:36:04 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 2228382124; Wed, 29 Apr 2020 18:35:58 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=broadcom.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=broadcom.com header.i=@broadcom.com header.b="O4d2f+oA"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 191C582123; Wed, 29 Apr 2020 18:35:55 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-wr1-x442.google.com (mail-wr1-x442.google.com [IPv6:2a00:1450:4864:20::442]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id ACC7482123 for ; Wed, 29 Apr 2020 18:35:51 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=broadcom.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=rayagonda.kokatanur@broadcom.com Received: by mail-wr1-x442.google.com with SMTP id x17so3325703wrt.5 for ; Wed, 29 Apr 2020 09:35:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nNsf9+2bnwWkmorBjc+Fpf6KdzXZU6rf1STy7JDXNfk=; b=O4d2f+oAFwMxLCMnJF4K+Wl/ZC04oYrZ25l5HVoOQdlJz509QhArDUa11i3KpOgo01 b1ENNSZPDxkoYONb+xs1+D3O+t+MoUlsW2vHAdxXkrjS/b93hLtenhO6nxunvBjGn+fE v97y+nFNi12//2ZyHrZOT1MjiH9hirBNuovRs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nNsf9+2bnwWkmorBjc+Fpf6KdzXZU6rf1STy7JDXNfk=; b=MdD1ZlBeX9vE6drV0RMxXM16+RLaK3jli4XBGHApaarEvxL+hBBlwhhFTo2iPBY0Mr AOneh/Z10j7XhqoKCBAjDkgN/tC2NEydmYbXXOeL0by0hCKzEn8epzPYSJbAGLUunehC XRaWjhtK7YO0l0LspK/U/ZIMvoYAKtvdvLK4u8EOFNJZSSCNb5f61taQZufrzNItzows Le4pAhDRRcAl9OErb+l44MRUsqzPc40lZWLFR5GJgVacSsjjKzr6Lv8Z8e83ItRfsbQZ ovY1C1rnvqWntUtJbXb5OdMdRNM8J65yS5mbyurMDH9zrtMyqmpJQ34yJDICx5CjDOl0 74YA== X-Gm-Message-State: AGi0PuacvjCVL96RXb7lDVV0NSW+svCZbUsEXpAGtN/0LF40VHwig8+T boGV/WeBK4au1MqDjluvCQGdQC4ZjBcgIXhvX9+783kvuHAfgngha+ZJTWKh9PFXoNUZdKrvQ2X vAq6ULUEctRMQkWsluakGisgR7ps0+jyEf5aMU/rCVRNsrsJyl65fE01+XSXeTlh7hMMU/ExdBq KWZVCMDA== X-Google-Smtp-Source: APiQypKQFIrG+AsQDcGiyoScBn3wtRvFMD3WyzCqrcbXd9n/MHwqmc2YPUp7yhtodTpm6vBiv9Yiag== X-Received: by 2002:adf:f2c5:: with SMTP id d5mr37423636wrp.285.1588178150672; Wed, 29 Apr 2020 09:35:50 -0700 (PDT) Received: from rayagonda.dhcp.broadcom.net ([192.19.234.250]) by smtp.gmail.com with ESMTPSA id l6sm31513657wrb.75.2020.04.29.09.35.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Apr 2020 09:35:50 -0700 (PDT) From: Rayagonda Kokatanur To: u-boot@lists.denx.de Cc: Simon Glass , Patrick Delaunay , Adam Ford , Lokesh Vutla , Rayagonda Kokatanur Subject: [PATCH v1 2/3] drivers: pinctrl-single: add support to parse gpio properties Date: Wed, 29 Apr 2020 22:04:45 +0530 Message-Id: <20200429163446.15390-3-rayagonda.kokatanur@broadcom.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200429163446.15390-1-rayagonda.kokatanur@broadcom.com> References: <20200429163446.15390-1-rayagonda.kokatanur@broadcom.com> X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.30rc1 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.2 at phobos.denx.de X-Virus-Status: Clean Parse different gpio properties from dt as part of probe function. This detail will be used to enable pinctrl pad later when gpio lines are requested. Signed-off-by: Rayagonda Kokatanur --- drivers/pinctrl/pinctrl-single.c | 62 +++++++++++++++++++++++++++++++- 1 file changed, 61 insertions(+), 1 deletion(-) diff --git a/drivers/pinctrl/pinctrl-single.c b/drivers/pinctrl/pinctrl-single.c index aed113b083..fe79a218ee 100644 --- a/drivers/pinctrl/pinctrl-single.c +++ b/drivers/pinctrl/pinctrl-single.c @@ -6,10 +6,26 @@ #include #include #include +#include +#include #include #include #include +/** + * struct single_gpiofunc_range - pin ranges with same mux value of gpio fun + * @offset: offset base of pins + * @npins: number pins with the same mux value of gpio function + * @gpiofunc: mux value of gpio function + * @node: list node + */ +struct single_gpiofunc_range { + u32 offset; + u32 npins; + u32 gpiofunc; + struct list_head node; +}; + /** * struct single_pdata - pinctrl device instance * @base first configuration register @@ -17,6 +33,8 @@ * @mask configuration-value mask bits * @width configuration register bit width * @bits_per_mux + * @mutex mutex protecting the list + * @gpiofuncs list of gpio functions * @read register read function to use * @write register write function to use */ @@ -26,6 +44,8 @@ struct single_pdata { u32 mask; /* configuration-value mask bits */ int width; /* configuration register bit width */ bool bits_per_mux; + struct mutex mutex; + struct list_head gpiofuncs; u32 (*read)(phys_addr_t reg); void (*write)(u32 val, phys_addr_t reg); }; @@ -171,9 +191,42 @@ static int single_set_state(struct udevice *dev, return len; } +static int single_add_gpio_func(struct udevice *dev, + struct single_pdata *pdata) +{ + const char *propname = "pinctrl-single,gpio-range"; + const char *cellname = "#pinctrl-single,gpio-range-cells"; + struct single_gpiofunc_range *range; + struct ofnode_phandle_args gpiospec; + int ret, i; + + for (i = 0; ; i++) { + ret = ofnode_parse_phandle_with_args(dev->node, propname, + cellname, 0, i, &gpiospec); + /* Do not treat it as error. Only treat it as end condition. */ + if (ret) { + ret = 0; + break; + } + range = devm_kzalloc(dev, sizeof(*range), GFP_KERNEL); + if (!range) { + ret = -ENOMEM; + break; + } + range->offset = gpiospec.args[0]; + range->npins = gpiospec.args[1]; + range->gpiofunc = gpiospec.args[2]; + mutex_lock(&pdata->mutex); + list_add_tail(&range->node, &pdata->gpiofuncs); + mutex_unlock(&pdata->mutex); + } + return ret; +} + static int single_probe(struct udevice *dev) { struct single_pdata *pdata = dev->platdata; + int ret; switch (pdata->width) { case 8: @@ -194,7 +247,14 @@ static int single_probe(struct udevice *dev) return -EINVAL; } - return 0; + mutex_init(&pdata->mutex); + INIT_LIST_HEAD(&pdata->gpiofuncs); + + ret = single_add_gpio_func(dev, pdata); + if (ret < 0) + dev_err(dev, "%s: Failed to add gpio functions\n", __func__); + + return ret; } static int single_ofdata_to_platdata(struct udevice *dev)