From patchwork Tue Apr 28 13:15:37 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Priyanka Jain X-Patchwork-Id: 1278479 X-Patchwork-Delegate: priyanka.jain@nxp.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.a=rsa-sha256 header.s=selector2 header.b=HOOvehDF; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 49BMc519tmz9sP7 for ; Tue, 28 Apr 2020 23:16:36 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 6F48B81F7D; Tue, 28 Apr 2020 15:16:32 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="HOOvehDF"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id CA9C881F7F; Tue, 28 Apr 2020 15:16:29 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=0.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FORGED_SPF_HELO,MSGID_FROM_MTA_HEADER, SPF_HELO_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.2 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2061d.outbound.protection.outlook.com [IPv6:2a01:111:f400:7e1a::61d]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 7DCDF81F68 for ; Tue, 28 Apr 2020 15:15:57 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=priyanka.jain@nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=e4BOwvCejfH/ZISdwpguGsfOiXNq/qHE5qYD+Mx+qkor/zkDRYk6XKURfJDzjT5wBXFM2qx9GxfQytM56dcmTDeTAU+Vhh9Yhnee0x1ntpHLrkCh/mESqiYbLliv95YstbVhVnRewn5dhnAT/W3EefzmkPesM/+t8cdU1MZPZFgBwUZI+XNlnl+V9AoLdIIKsPiAcNFrdEegEdp2yY9F6aHv3XbYU/O77zYUKSxoA2qaFsv/U+51TXi3dd4AjZ1AWkUJ0rsoQy/mzA6OBeD417AqTTXHDbaWG45oIBHrgvmy/8ekOqB9KV1MOZRTCP2tsNJjih8uYsa6THmvdBC2OA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lFkN5x191oh04WCinbxcSVzV5Cy4MuLXyBzn4NaYKCc=; b=hLYeg4reQxVkP15B3ooF20/nGCLc1Rp9zgd75q27Yvdu19V7whfjXDzDtBbU6lGGlBwvRGvggDi83zwq9Ya/3MVW6THc54ugQBSzb/1F5mz38WMS63tSbO2GMHFQ26X0lBTPmona0hrP6cxRGzMEwwrIMdqE1IZzV44j2RUzChKerQhzbXOv1+fQqLqLvaulo4Xb8ku7MduNwshtp99e2KpuYuYeJerFEm+iT0HTvwrgCJnQ22cOg7FS8d4JYLrY6YhZ3V6oBMRweAhYSKsaC4sE1+kHx3CbMitoPxti+LDWRJSLK3ysVEKb7IMPGnzrEnWMfPafGZOcv0SJE+Q+mw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lFkN5x191oh04WCinbxcSVzV5Cy4MuLXyBzn4NaYKCc=; b=HOOvehDF/9IbwTlB7W8BcN8cYcAKRnvKriOUi5TlGlhEIK/fztaDdPV6Eb5NxPGKKw4Vn6ssYjbH7Wydrtrwx8JDn7IpqlyqWrqCG6XgXbzCBGpC1+3RVsEZpMC+3f+cLUrYXfzVg3BUe/fzlzmogJZtZv0dPL8RcgOD7W/DhtM= Authentication-Results: lists.denx.de; dkim=none (message not signed) header.d=none;lists.denx.de; dmarc=none action=none header.from=nxp.com; Received: from VE1PR04MB6494.eurprd04.prod.outlook.com (2603:10a6:803:127::15) by VE1PR04MB6605.eurprd04.prod.outlook.com (2603:10a6:803:124::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2937.22; Tue, 28 Apr 2020 13:15:56 +0000 Received: from VE1PR04MB6494.eurprd04.prod.outlook.com ([fe80::55e6:2ff7:398:d44e]) by VE1PR04MB6494.eurprd04.prod.outlook.com ([fe80::55e6:2ff7:398:d44e%3]) with mapi id 15.20.2937.020; Tue, 28 Apr 2020 13:15:56 +0000 From: Priyanka Jain To: u-boot@lists.denx.de Cc: Priyanka Jain Subject: [PATCH 3/3][v2] board: freescale: Remove LS2080A_SIMU support Date: Tue, 28 Apr 2020 18:45:37 +0530 Message-Id: <20200428131537.9299-1-priyanka.jain@nxp.com> X-Mailer: git-send-email 2.17.1 X-ClientProxiedBy: SG2PR01CA0136.apcprd01.prod.exchangelabs.com (2603:1096:4:8f::16) To VE1PR04MB6494.eurprd04.prod.outlook.com (2603:10a6:803:127::15) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03169.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR01CA0136.apcprd01.prod.exchangelabs.com (2603:1096:4:8f::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2937.13 via Frontend Transport; Tue, 28 Apr 2020 13:15:55 +0000 X-Mailer: git-send-email 2.17.1 X-Originating-IP: [14.142.151.118] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 3d457818-88e6-4534-c899-08d7eb76492c X-MS-TrafficTypeDiagnostic: VE1PR04MB6605:|VE1PR04MB6605: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:4303; X-Forefront-PRVS: 0387D64A71 X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VE1PR04MB6494.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFTY:; SFS:(4636009)(396003)(136003)(39860400002)(366004)(346002)(376002)(26005)(5660300002)(52116002)(7696005)(4326008)(1076003)(8936002)(186003)(66946007)(66476007)(66556008)(16526019)(55236004)(478600001)(6916009)(81156014)(316002)(1006002)(36756003)(956004)(6666004)(6486002)(2906002)(86362001)(44832011)(8676002)(2616005)(110426005); DIR:OUT; SFP:1101; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: YaM0WEVZFn6+97E1eqwVGgwuFejmscCIEXrMrCSBElxwfJHTOXzVyZQ/kTycj2I4xndCej7nBDWvTlHgqa7vOdexBh4IU9A98U/dFT0XOZDXHXK9C2B8qUl1zshWKaoEZtmgxZ2Ao1PwVCihYlFdKS7bZbq2JsbUxXkU35D1J7oowhAdXqrRdnzbs6oi+fejjnCvL+/c4Vu4FQqcj/t6qiECdrCEvIdE77vL6cfJaQzHybqT+QSDh6eOXc6vU5VewUJROy+7xabcSjhXT04i9kfs4PEJPfobdu+1lMJKMrb/OvuPTwx1zW9FmP4xTqQ+ysuQHsuzaZ4OzhbpYYD4hudAWEbr+nJD3rzsWPlXz9/yZKDG/GP/CKhJiFPOVUrJfaaO2z8Zakyxn5NR54guNV2ur2W8hayr0q2je1bYpZQF+xAU14V2O3q8DT7FnamGCMPKD/DWgmn4SNIR6hrXTBhm1fUZSwFElkvXqbUt5SJ8l5Qc4X12XUppYjOJNR1x X-MS-Exchange-AntiSpam-MessageData: g9fM8L5WBJU/h3+ylAa7SblS4esa2LenuE7HQ+Hsizpu1rp1kRl8a6YLTd2r8IAm9WVfc95ARVOGYvwi5o1MQvUo1eh3XufeCYXDzmBMndInJys2cuUWhT//VuhEWr0EfPC/K7uJJFhsHIJDIIh3ChqyRjNc8BcM47yCI7AHNZHRbnttCDM8kkD2upasbW7Q9Q05VCRFfJNFyDOKKOdk7srDrpmgJZ6mUa3jjfTew5075OnAGzZJ6PoYKSTsr9U17p4cpnKp4B0guzmB3AxoRXeVHivfarHLVuWAa9Oqk86YUUjT0K1Zm1oPUdVGqtxUdMs3vORYHx1YEAOY6UBJIjboDuSRv5i7FuHX88HvjF6nYT5C1PM3PRHE7uYFrzaFbrbFSxRIIZS3MZJnpLGIHoTrTUtcFmU7Z7KSyyVEbu4fuAsjaB9iYV/yW/46TEbK8nBbEaiIIdlRXVYaKAxWLzldHBcs6fpWHngHYtv486ps0guH524U7mNNzjOzFExrzi0RzgkNwQMbwlVw242p4z8v2bvbJwf26b6weDeVhZ8EMP+t+7TbwvS9O2D3R4RAZE9Tcp4L2JyFEVZQQBJckmEaiVDs4Nwblj7Uv+wAn3G8jgk3EeBN00nmJfnXgOhfzVuJ9Rpfc87SDCrnppgjdJPXmG0rCzVnZQfNX6b+e1Qkix7Xf/jLP/Vvs8JR0vUnjp12D5JOo2U4z99lgBeIRE2B7dykgc1u+UbLHNQDWVNVYr8z15euBDjXKWn9XEZsKOyZ9eOyYqiE580Hy4OiLijY0nxcIM3jpVLXBHIzmbw= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3d457818-88e6-4534-c899-08d7eb76492c X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Apr 2020 13:15:56.4723 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: WtqCelybwWSWhHL+Hl0tyMkg/WCiqJtILznCxqiSifV0vViwbUzt3EoHxJS4Npf44sfsZ4jazD8M9H4f2cphhw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6605 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.30rc1 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.2 at phobos.denx.de X-Virus-Status: Clean Remove LS2080A_SIMU as it was pre-silicon board and is no longer Maintained. Signed-off-by: Priyanka Jain --- Changes for v2: Add 2/3 patch in series arch/arm/Kconfig | 12 --- arch/arm/cpu/armv8/Kconfig | 2 +- board/freescale/ls2080a/Kconfig | 17 ---- board/freescale/ls2080a/MAINTAINERS | 2 - configs/ls2080a_simu_defconfig | 45 --------- drivers/i2c/Kconfig | 2 - include/configs/ls2080a_simu.h | 147 ---------------------------- 7 files changed, 1 insertion(+), 226 deletions(-) delete mode 100644 configs/ls2080a_simu_defconfig delete mode 100644 include/configs/ls2080a_simu.h diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index e4b29e92c8..108c22b597 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -1134,18 +1134,6 @@ config TARGET_VEXPRESS64_JUNO select ARM64 select PL01X_SERIAL -config TARGET_LS2080A_SIMU - bool "Support ls2080a_simu" - select ARCH_LS2080A - select ARM64 - select ARMV8_MULTIENTRY - select BOARD_LATE_INIT - help - Support for Freescale LS2080A_SIMU platform. - The LS2080A Development System (QDS) is a pre silicon - development platform that supports the QorIQ LS2080A - Layerscape Architecture processor. - config TARGET_LS1088AQDS bool "Support ls1088aqds" select ARCH_LS1088A diff --git a/arch/arm/cpu/armv8/Kconfig b/arch/arm/cpu/armv8/Kconfig index 006453921e..bbed71be43 100644 --- a/arch/arm/cpu/armv8/Kconfig +++ b/arch/arm/cpu/armv8/Kconfig @@ -98,7 +98,7 @@ config PSCI_RESET default y select ARM_SMCCC if OF_CONTROL depends on !ARCH_EXYNOS7 && !ARCH_BCM283X && \ - !TARGET_LS2080A_SIMU && !TARGET_LS2080AQDS && \ + !TARGET_LS2080AQDS && \ !TARGET_LS2080ARDB && \ !TARGET_LS1088ARDB && !TARGET_LS1088AQDS && \ !TARGET_LS1012ARDB && !TARGET_LS1012AFRDM && \ diff --git a/board/freescale/ls2080a/Kconfig b/board/freescale/ls2080a/Kconfig index f85c547b61..b756548179 100644 --- a/board/freescale/ls2080a/Kconfig +++ b/board/freescale/ls2080a/Kconfig @@ -16,20 +16,3 @@ source "board/freescale/common/Kconfig" endif -if TARGET_LS2080A_SIMU - -config SYS_BOARD - default "ls2080a" - -config SYS_VENDOR - default "freescale" - -config SYS_SOC - default "fsl-layerscape" - -config SYS_CONFIG_NAME - default "ls2080a_simu" - -source "board/freescale/common/Kconfig" - -endif diff --git a/board/freescale/ls2080a/MAINTAINERS b/board/freescale/ls2080a/MAINTAINERS index 3afaab9c77..b228f4dd59 100644 --- a/board/freescale/ls2080a/MAINTAINERS +++ b/board/freescale/ls2080a/MAINTAINERS @@ -3,5 +3,3 @@ M: Prabhakar Kushwaha M: Priyanka Jain S: Maintained F: board/freescale/ls2080a/ -F: include/configs/ls2080a_simu.h -F: configs/ls2080a_simu_defconfig diff --git a/configs/ls2080a_simu_defconfig b/configs/ls2080a_simu_defconfig deleted file mode 100644 index ccf71179e0..0000000000 --- a/configs/ls2080a_simu_defconfig +++ /dev/null @@ -1,45 +0,0 @@ -CONFIG_ARM=y -CONFIG_TARGET_LS2080A_SIMU=y -CONFIG_SYS_TEXT_BASE=0x30100000 -CONFIG_ENV_SIZE=0x1000 -CONFIG_NR_DRAM_BANKS=3 -CONFIG_IDENT_STRING=" LS2080A-SIMU" -CONFIG_FIT=y -CONFIG_FIT_VERBOSE=y -CONFIG_OF_BOARD_SETUP=y -CONFIG_OF_STDOUT_VIA_ALIAS=y -CONFIG_SYS_EXTRA_OPTIONS="SIMU" -CONFIG_BOOTDELAY=10 -CONFIG_USE_BOOTARGS=y -CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 ramdisk_size=0x2000000 default_hugepagesz=2m hugepagesz=2m hugepages=256" -# CONFIG_USE_BOOTCOMMAND is not set -# CONFIG_DISPLAY_BOARDINFO is not set -# CONFIG_CMD_CONSOLE is not set -# CONFIG_CMD_XIMG is not set -# CONFIG_CMD_EDITENV is not set -CONFIG_CMD_GREPENV=y -CONFIG_CMD_I2C=y -# CONFIG_CMD_LOADS is not set -CONFIG_CMD_MMC=y -CONFIG_CMD_NAND=y -# CONFIG_CMD_ITEST is not set -# CONFIG_CMD_SETEXPR is not set -# CONFIG_CMD_NFS is not set -CONFIG_CMD_CACHE=y -# CONFIG_CMD_MISC is not set -CONFIG_MP=y -# CONFIG_ISO_PARTITION is not set -# CONFIG_EFI_PARTITION is not set -CONFIG_SYS_RELOC_GD_ENV_ADDR=y -CONFIG_NET_RANDOM_ETHADDR=y -CONFIG_FSL_CAAM=y -CONFIG_FSL_ESDHC=y -CONFIG_MTD=y -CONFIG_MTD_NOR_FLASH=y -CONFIG_FLASH_CFI_DRIVER=y -CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y -CONFIG_SYS_FLASH_CFI=y -CONFIG_MTD_RAW_NAND=y -CONFIG_SYS_NS16550=y -CONFIG_OF_LIBFDT=y -CONFIG_EFI_LOADER_BOUNCE_BUFFER=y diff --git a/drivers/i2c/Kconfig b/drivers/i2c/Kconfig index 02a74eb136..b981d47e67 100644 --- a/drivers/i2c/Kconfig +++ b/drivers/i2c/Kconfig @@ -214,7 +214,6 @@ endif if SYS_I2C_MXC_I2C1 config SYS_MXC_I2C1_SPEED int "I2C Channel 1 speed" - default 40000000 if TARGET_LS2080A_SIMU default 100000 help MXC I2C Channel 1 speed @@ -229,7 +228,6 @@ endif if SYS_I2C_MXC_I2C2 config SYS_MXC_I2C2_SPEED int "I2C Channel 2 speed" - default 40000000 if TARGET_LS2080A_SIMU default 100000 help MXC I2C Channel 2 speed diff --git a/include/configs/ls2080a_simu.h b/include/configs/ls2080a_simu.h deleted file mode 100644 index ab46df7600..0000000000 --- a/include/configs/ls2080a_simu.h +++ /dev/null @@ -1,147 +0,0 @@ -/* SPDX-License-Identifier: GPL-2.0+ */ -/* - * Copyright (C) 2014 Freescale Semiconductor - */ - -#ifndef __LS2_SIMU_H -#define __LS2_SIMU_H - -#include "ls2080a_common.h" - -#define CONFIG_SYS_CLK_FREQ 100000000 -#define CONFIG_DDR_CLK_FREQ 133333333 - -#define CONFIG_DIMM_SLOTS_PER_CTLR 1 -#define CONFIG_CHIP_SELECTS_PER_CTRL 4 -#ifdef CONFIG_SYS_FSL_HAS_DP_DDR -#define CONFIG_DP_DDR_DIMM_SLOTS_PER_CTLR 1 -#endif - -/* SMSC 91C111 ethernet configuration */ -#define CONFIG_SMC91111 -#define CONFIG_SMC91111_BASE (0x2210000) - -#define CONFIG_SYS_NOR0_CSPR_EXT (0x0) -#define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024) - -#ifdef CONFIG_MTD_NOR_FLASH -#define CONFIG_SYS_FLASH_QUIET_TEST -#endif - -/* - * NOR Flash Timing Params - */ -#define CONFIG_SYS_NOR0_CSPR \ - (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \ - CSPR_PORT_SIZE_16 | \ - CSPR_MSEL_NOR | \ - CSPR_V) -#define CONFIG_SYS_NOR0_CSPR_EARLY \ - (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_EARLY) | \ - CSPR_PORT_SIZE_16 | \ - CSPR_MSEL_NOR | \ - CSPR_V) -#define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(12) -#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x1) | \ - FTIM0_NOR_TEADC(0x1) | \ - FTIM0_NOR_TEAHC(0x1)) -#define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x1) | \ - FTIM1_NOR_TRAD_NOR(0x1)) -#define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x0) | \ - FTIM2_NOR_TCH(0x0) | \ - FTIM2_NOR_TWP(0x1)) -#define CONFIG_SYS_NOR_FTIM3 0x04000000 -#define CONFIG_SYS_IFC_CCR 0x01000000 - -#ifdef CONFIG_MTD_NOR_FLASH -#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ - -#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ -#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ -#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ -#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ - -#define CONFIG_SYS_FLASH_EMPTY_INFO -#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } -#endif - -#define CONFIG_NAND_FSL_IFC -#define CONFIG_SYS_NAND_MAX_ECCPOS 256 -#define CONFIG_SYS_NAND_MAX_OOBFREE 2 - -#define CONFIG_SYS_NAND_CSPR_EXT (0x0) -#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ - | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \ - | CSPR_MSEL_NAND /* MSEL = NAND */ \ - | CSPR_V) -#define CONFIG_SYS_NAND_AMASK IFC_AMASK(64 * 1024) - -#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \ - | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \ - | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \ - | CSOR_NAND_RAL_3 /* RAL = 2Byes */ \ - | CSOR_NAND_PGS_2K /* Page Size = 2K */ \ - | CSOR_NAND_SPRZ_64/* Spare size = 64 */ \ - | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/ - -#define CONFIG_SYS_NAND_ONFI_DETECTION - -/* ONFI NAND Flash mode0 Timing Params */ -#define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \ - FTIM0_NAND_TWP(0x18) | \ - FTIM0_NAND_TWCHT(0x07) | \ - FTIM0_NAND_TWH(0x0a)) -#define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \ - FTIM1_NAND_TWBE(0x39) | \ - FTIM1_NAND_TRR(0x0e) | \ - FTIM1_NAND_TRP(0x18)) -#define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \ - FTIM2_NAND_TREH(0x0a) | \ - FTIM2_NAND_TWHRE(0x1e)) -#define CONFIG_SYS_NAND_FTIM3 0x0 - -#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE } -#define CONFIG_SYS_MAX_NAND_DEVICE 1 -#define CONFIG_MTD_NAND_VERIFY_WRITE - -#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) - -#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT -#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY -#define CONFIG_SYS_CSPR0_FINAL CONFIG_SYS_NOR0_CSPR -#define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK -#define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR -#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0 -#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1 -#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2 -#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3 -#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NAND_CSPR_EXT -#define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR -#define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK -#define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR -#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0 -#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1 -#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2 -#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3 - -/* MMC */ -#ifdef CONFIG_MMC -#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33 -#endif - -/* Debug Server firmware */ -#define CONFIG_SYS_DEBUG_SERVER_FW_IN_NOR -#define CONFIG_SYS_DEBUG_SERVER_FW_ADDR 0x580C00000ULL - -/* MC firmware */ -#define CONFIG_SYS_LS_MC_DPL_IN_NOR -#define CONFIG_SYS_LS_MC_DPL_ADDR 0x5806C0000ULL - -#define CONFIG_SYS_LS_MC_DPC_IN_NOR -#define CONFIG_SYS_LS_MC_DPC_ADDR 0x5806F8000ULL - -#define CONFIG_SYS_LS_MC_BOOT_TIMEOUT_MS 200000 - -/* Store environment at top of flash */ - -#endif /* __LS2_SIMU_H */