From patchwork Mon Aug 22 00:38:40 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chris Packham X-Patchwork-Id: 661326 X-Patchwork-Delegate: sr@denx.de Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id 3sHZT12CZ7z9t0X for ; Mon, 22 Aug 2016 10:39:17 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b=ET7hcQn9; dkim-atps=neutral Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 75291A754A; Mon, 22 Aug 2016 02:39:10 +0200 (CEST) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id OL70qN5AJbQk; Mon, 22 Aug 2016 02:39:10 +0200 (CEST) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 710BFA7535; Mon, 22 Aug 2016 02:39:09 +0200 (CEST) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 1AAA2A751E for ; Mon, 22 Aug 2016 02:39:04 +0200 (CEST) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id VtBg0Em3YzbW for ; Mon, 22 Aug 2016 02:39:03 +0200 (CEST) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from mail-pf0-f195.google.com (mail-pf0-f195.google.com [209.85.192.195]) by theia.denx.de (Postfix) with ESMTPS id C2C1A4BA29 for ; Mon, 22 Aug 2016 02:38:58 +0200 (CEST) Received: by mail-pf0-f195.google.com with SMTP id h186so5231008pfg.2 for ; Sun, 21 Aug 2016 17:38:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=5ITW/7PaKM6YxVybh0SrsyuTUNI1OatH8LrRkqc487M=; b=ET7hcQn9o2mMtMp02DP7o7QUfHFQX7kiGEppCzbl2/MDgtxWwGrsuRHaUcXP1BkJCE +REHR2HWUGEGCkVc3cIUNm2jPeOVX6cupz6QxHb5uSerPpyyf+npaUphnCabmWZkwXA6 +ez+16HW4ujjR+mtdjcudm0uofVJmWKrc/4ENRObONVTYGqhHREMEARXSuj/LrONjQXS TtoIZxL9JXY+bbQsu+tykaPWiGpp7k04O5qs79CxO+IJFo2Sua9aPYee81b7dNLH3Dhf WPghOPZOQRePBwRUesOWDbeB0eQKb9QgQAbjziW6gRJaqILs17qFSLVQ+RsedvHSEtZB eZOA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=5ITW/7PaKM6YxVybh0SrsyuTUNI1OatH8LrRkqc487M=; b=CIkSnxhsoF7KE8vuhOUDlAmlUK/KKOG8Y2E7LlmQHBP2lfSRBe11+8VCpAtyb3gohx LZPYh1TBXHg+PUwC7bzoloSPdHJwvF1EJRAnuqkI0Tpo7bLitTibNwy518SrxIvfr3Vu yYZGWsxRkFNdbHpYzYhM9KGYHkJP7wdQJGyjpELyxlWHuykCaVL3tWC5DHcJLGl/Pda7 8Zf9vUhKMCxpwZcMTbGt50Eh35tBq66mQxKFIiwulHYTCUzgo+AkYQ/LavzEDPowmNmt oUEgN58zR79nLeSJ3l7D+WE/SyLsO4hzTFTtsXEXMXWfAkWMPvs/6yrLJ1RClyuhZCtZ /b+g== X-Gm-Message-State: AEkoouuKzFEZGgZwNUGyAnaiOjNRp7GN1VWQP/XyD4GEplEytj1JerxedP/LCEjAv5XoSQ== X-Received: by 10.98.54.134 with SMTP id d128mr37773368pfa.150.1471826337360; Sun, 21 Aug 2016 17:38:57 -0700 (PDT) Received: from chrisp-dl.ws.atlnz.lc (2-163-36-202-static.alliedtelesis.co.nz. [202.36.163.2]) by smtp.gmail.com with ESMTPSA id o2sm22504321pfg.10.2016.08.21.17.38.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 21 Aug 2016 17:38:56 -0700 (PDT) From: Chris Packham To: u-boot@lists.denx.de Date: Mon, 22 Aug 2016 12:38:40 +1200 Message-Id: <20160822003840.16992-2-judge.packham@gmail.com> X-Mailer: git-send-email 2.9.2.518.ged577c6.dirty In-Reply-To: <20160822003840.16992-1-judge.packham@gmail.com> References: <20160822003840.16992-1-judge.packham@gmail.com> Cc: Dirk Eibach , Thomas Petazzoni , Luka Perkov , Chris Packham , Stefan Roese Subject: [U-Boot] [PATCH v1 2/2] arm: mvebu: Define NAND interface pins for A-38x X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.15 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Chris Packham Add pin control settings for the NAND flash interface. This interface is multiplexed with the device bus interface to the function is "dev" not "nand" as one might expect. Signed-off-by: Chris Packham Cc: Luka Perkov Cc: Dirk Eibach --- I don't think this is strictly necessary. A quick scan of boards that use this family of processor all seem to set their MPP configurations manually. Another issue is that technically on the Armada-385 there are 4 possible CE pins. The board I'm looking at happens to use CE#0 (mpp25) but mpp26, mpp27 and mpp6 are all potentially available. I guess if any boards actually use them they can add them to their pin specification. At the very least such boards would need to update the num-cs property anyway. arch/arm/dts/armada-38x.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm/dts/armada-38x.dtsi b/arch/arm/dts/armada-38x.dtsi index dc8a1a6..9ecba8a 100644 --- a/arch/arm/dts/armada-38x.dtsi +++ b/arch/arm/dts/armada-38x.dtsi @@ -258,6 +258,14 @@ marvell,function = "i2c0"; }; + nand_pins: nand-pins { + marvell,pins = "mpp22", "mpp34", "mpp23", "mpp33", + "mpp38", "mpp28", "mpp40", "mpp42", + "mpp35", "mpp36", "mpp25", "mpp30", + "mpp32"; + marvell,function = "dev"; + }; + mdio_pins: mdio-pins { marvell,pins = "mpp4", "mpp5"; marvell,function = "ge";