From patchwork Mon Apr 6 20:44:47 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Atish Patra X-Patchwork-Id: 1267078 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=wdc.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=oNRMgbg3; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 48x2jC1SMFz9sP7 for ; Tue, 7 Apr 2020 06:49:47 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id C66C7804EC; Mon, 6 Apr 2020 22:49:34 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=fail (p=none dis=none) header.from=wdc.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.b="oNRMgbg3"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 8DDBE80616; Mon, 6 Apr 2020 22:49:32 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from esa4.hgst.iphmx.com (esa4.hgst.iphmx.com [216.71.154.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id C04B380199 for ; Mon, 6 Apr 2020 22:45:11 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=wdc.com Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=prvs=358c7da5f=atish.patra@wdc.com DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1586205912; x=1617741912; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=xwuwsrQnjGeFe6s8Szez/Kugi08+VrSo/t4lPJOtAoA=; b=oNRMgbg3j5y19/5BbeDlX9zYCClRG1IY7McqUDk3IMBzW3jJVqUHdgfl 0pd28GhbokGjJcrEKtJC/QXQKlTj7gYrk9JDcwvXIQ2vMmzgFEgjuA1N4 TtDmLaAxKmegwQvRS9NcGOBiCnHJrIRg63iJA7QTpUJ32ob/m+NbDr6Ei 2zheu8WF6Idyzkxq1SFIpxHrr9/qpZth/IEQIfIlKX7ixZDNMVMMpjbPs gSkmiSQLK1Lf/+aLUjC7XxIZ5cuG3GwpkwdtUEzNEG5wv1mnGwNGTDpeM BgUyvNcbjbbLhNG7H2Yesu4r8dcRnbdK0UWnjO3Ks3LbyUc5XOcVR2f3R Q==; IronPort-SDR: mgjWZF1ZlJZiK2oE+/zN37LwYG9MQEwQPchMpqXkTIa4CJqIcxeWv8Kynao9uc0w2iOndfotT/ JCU4D/3yzyYkXWSGPQ3pN4D46iU05CCP7MBFyFpxuahYuL4wOMHCjx/nAYDc44PdQe6X9h3stZ +MvjvpXT3a1pe9gArfBP5gWnGZAL+VUwKw1ts7UuGuu++wgk5KEeNx6i+3mq7zp9Oojjscad+V 0cMdVgAqPslDTDagN3tziMZ6A182JcywUirKoVmaLwfNO1QIjwDr56yHDc1I2ccRs5Lwm4gN17 FYw= X-IronPort-AV: E=Sophos;i="5.72,352,1580745600"; d="scan'208";a="134715638" Received: from uls-op-cesaip01.wdc.com (HELO uls-op-cesaep01.wdc.com) ([199.255.45.14]) by ob1.hgst.iphmx.com with ESMTP; 07 Apr 2020 04:44:57 +0800 IronPort-SDR: inHsq4ESyLywZDFe0VcWVA36rgl+pQFaniVJ3qDS5wE9EmOjRVpUZaORZOxSBIyk20ZyqjVmi8 m1yhJIfvPvrokR5pUs1k6aoDtywutqahMOoEHsr4RrfQpIOR6WjAPYZFiDFtIAo5flbkyYQbp+ z+9wWxOpS127uXFmq0Ae+3tpu/3hXzI0IJ9w1AQQnTi6wwDquybERVRy/ODrsyxPpiu20ivDaC 7MLbGIjLsqk+GKVjjaN0MnFJ2gKlS4JIwu+liA4yKqmx6OOuESLTk2WL/i3DGSBC8upgGdrvIL l72o20c8cB+gRse5qybbTekh Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep01.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Apr 2020 13:36:14 -0700 IronPort-SDR: 8RV1mtWTgpU3w5FD452SN5qulLLVr1xdIGl8mbBhPykwBonqXHrAA6mBfMRvfMQR3m2Sqird7c 85ra8xpSOQoUjQqsYnaW88USz2TSvP9ReVYX/q7FmQmUOG5UZ17FvRWI0YCFsC61yM5XuCYVB0 yH15ytTyewTsm7QZklyBMa9U05u4+7YFidEe8OKILGn/hQlek1kiYL91VBRo1FMSy3SkDNvH21 gTzebLq1JWr3g76ywP7c+FZ1yc/t82UKMy/ChCelyGR4R/hMz1wL48GDushJrUnBiDhuRlFR7x Kuk= WDCIronportException: Internal Received: from thd007499.ad.shared (HELO yoda.hgst.com) ([10.86.55.81]) by uls-op-cesaip01.wdc.com with ESMTP; 06 Apr 2020 13:44:57 -0700 From: Atish Patra To: u-boot@lists.denx.de Cc: Atish Patra , Anup Patel , Bin Meng , Lukas Auer , Heinrich Schuchardt , agraf@csgraf.de, ard.biesheuvel@linaro.org, Marcus Comstedt , Paul Walmsley , Rick Chen , palmer@dabbelt.com Subject: [PATCH v5 0/6] RISC-V DT related fixes for reserved memory & UEFI Date: Mon, 6 Apr 2020 13:44:47 -0700 Message-Id: <20200406204453.231945-1-atish.patra@wdc.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.30rc1 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.2 at phobos.denx.de X-Virus-Status: Clean This series adds few DT related fixes required for Linux EFI stub to work on RISC-V. Patch 1 adds the boot hartid property under /chosen node. The related discussion can be found here. https://patchwork.ozlabs.org/patch/1233664/ https://lists.denx.de/pipermail/u-boot/2020-March/402085.html Patch 2 fixes a generic issue in fdtdec related to reserved memory node. Patch 3,4,5 provide one of the option to update reserved-memory node for next stage. It depends on master OpenSBI branch. The other options are SBI extension and trap/emulate on PMP csr access. The detaild discussion can be found here. https://github.com/riscv/riscv-sbi-doc/pull/37 Patch 1 & 2 can be applied independently from 3 and 4. I want to keep all the patches together to provide a holistic view of changes required for RISC-V UEFI. Changes v4->v5: 1. Added comments for new functions. Changes v3->v4: 1. Dropped generic efi fix patch as it is already merged. 2. Moved all the fdt fixups to a common file. 3. Addressed few nit comments. Changes from v2->v3: 1. Update the DT meant for OS if it is different from the one used by U-Boot 2. Use different FDT api to obtain "reg" address & size to honor the cell count. Changes from v1->v2: 1. Fix the issue if chosen node is not present. Changes from previous version: 1. Renamed the DT node property to "boot-hartid" from "efi-boot-hartid". 2. Changed the property type to u32 instead of u64 for RV32 compatibility. Atish Patra (6): riscv: Add boot hartid to Device tree fdtdec: Fix boundary check riscv: Provide a mechanism to fix DT for reserved memory riscv: Setup reserved-memory node for FU540 riscv: Copy the reserved-memory nodes to final DT riscv: Move all fdt fixups together arch/riscv/cpu/start.S | 1 + arch/riscv/include/asm/global_data.h | 1 + arch/riscv/include/asm/u-boot-riscv.h | 2 + arch/riscv/lib/Makefile | 1 + arch/riscv/lib/asm-offsets.c | 1 + arch/riscv/lib/bootm.c | 5 - arch/riscv/lib/fdt_fixup.c | 150 ++++++++++++++++++++++++++ configs/sifive_fu540_defconfig | 1 + lib/fdtdec.c | 3 +- 9 files changed, 159 insertions(+), 6 deletions(-) create mode 100644 arch/riscv/lib/fdt_fixup.c Tested-by: Heinrich Schuchardt --- 2.25.1