From patchwork Mon Dec 15 11:25:36 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 421092 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from mail-yk0-x240.google.com (mail-yk0-x240.google.com [IPv6:2607:f8b0:4002:c07::240]) (using TLSv1 with cipher ECDHE-RSA-RC4-SHA (128/128 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 744EB14003E for ; Mon, 15 Dec 2014 22:26:06 +1100 (AEDT) Received: by mail-yk0-f192.google.com with SMTP id 79sf1652007ykr.29 for ; Mon, 15 Dec 2014 03:26:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlegroups.com; s=20120806; h=mime-version:from:to:cc:subject:date:message-id:in-reply-to :references:x-original-sender:x-original-authentication-results :reply-to:content-type:precedence:mailing-list:list-id:list-post :list-help:list-archive:sender:list-subscribe:list-unsubscribe; bh=tveqYIhAdcEGEmyuglIPtj4b+PPzdK/OX9iLBoaiXjs=; b=G+d+MP1knBFiPvOs9Nm4vc2ZZU8pjyE+QJkyL/yTYYA9/4iUmf4HcY7dkI7Ir0t4cY eajEFMVpKtjVqayK8s2Tcd6doJPSP89ibCyuHmdGrs0HuHhMx8yVCIC2HNwp9wmLWbhM 0TtzUwcL18bL6Tcx/gQy1k7P4N3I4x8RS2OpGCadpBm09tPi3axqSB+emYh+etmKPCvr Qh/InItyXZWfEExngWtN11G+qbOI0xPni1ZtHxCWe/H3fmqAlFgIyxm5x5fYXKr3CkOs aw2jrN8WRK6CLYpUCLfF2iy02bqfN/G054ZD3/VFCnYnNCz5lj+qBWa8x8XuiQwSP8q7 MiRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :in-reply-to:references:x-original-sender :x-original-authentication-results:reply-to:content-type:precedence :mailing-list:list-id:list-post:list-help:list-archive:sender :list-subscribe:list-unsubscribe; bh=tveqYIhAdcEGEmyuglIPtj4b+PPzdK/OX9iLBoaiXjs=; b=e7RZrvqtbT+Q3rH8/5cJIVQXdLpsiPlckXUGyaPedDKVrdNLOS1r96yc3+0mgpiNLy qMIiqGRngBLPEY/GRPH7UbZDG3NfyWXT9Jb8aq5c+wUe1ccso+eXEvf3fDQRso88ekSR VEe+HZ0dkB/PlpvXa62JzqUXbOG00HrqgaBtyIK9HC+/rQVab8ZphjeGDFonmzWraa+t /1OiTl12MN9IcEFPfTpKExAXFVfChD9uncZ2szGX90cG8fFuWC0546rfHv+tqkjlciyU bPsp/qkrw/Xs3oAFuQFX6YYJqzwsoobAe/yNS4LfWw40II7P3y2qg781JD7krHD7WUmT YngA== X-Received: by 10.50.66.144 with SMTP id f16mr270925igt.17.1418642764300; Mon, 15 Dec 2014 03:26:04 -0800 (PST) MIME-Version: 1.0 X-BeenThere: rtc-linux@googlegroups.com Received: by 10.107.29.5 with SMTP id d5ls705243iod.19.gmail; Mon, 15 Dec 2014 03:26:04 -0800 (PST) X-Received: by 10.66.142.100 with SMTP id rv4mr23869246pab.21.1418642764003; Mon, 15 Dec 2014 03:26:04 -0800 (PST) Received: from mail-yh0-f52.google.com (mail-yh0-f52.google.com. [209.85.213.52]) by gmr-mx.google.com with ESMTPS id c44si454169yhc.5.2014.12.15.03.26.03 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 15 Dec 2014 03:26:03 -0800 (PST) Received-SPF: pass (google.com: domain of lee.jones@linaro.org designates 209.85.213.52 as permitted sender) client-ip=209.85.213.52; Received: by mail-yh0-f52.google.com with SMTP id z6so4957762yhz.39 for ; Mon, 15 Dec 2014 03:26:03 -0800 (PST) X-Gm-Message-State: ALoCoQmC5JyQ+RKjdgYAe6netYMaHsKsDxBbRd4nuYDR9IroDb9zpyA1vgtSs7QcqML5Z/3nCfkJ X-Received: by 10.170.123.150 with SMTP id p144mr13599522ykb.89.1418642763830; Mon, 15 Dec 2014 03:26:03 -0800 (PST) Received: from localhost.localdomain (host109-148-232-11.range109-148.btcentralplus.com. [109.148.232.11]) by mx.google.com with ESMTPSA id y67sm5772300yhc.11.2014.12.15.03.26.00 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 15 Dec 2014 03:26:03 -0800 (PST) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, a.zummo@towertech.it, rtc-linux@googlegroups.com, wim@iguana.be, linux-watchdog@vger.kernel.org, devicetree@vger.kernel.org, David Paris Subject: [rtc-linux] [PATCH 6/8] watchdog: st_wdt: Add new driver for ST's LPC Watchdog Date: Mon, 15 Dec 2014 11:25:36 +0000 Message-Id: <1418642738-17407-7-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1418642738-17407-1-git-send-email-lee.jones@linaro.org> References: <1418642738-17407-1-git-send-email-lee.jones@linaro.org> X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: gmr-mx.google.com; spf=pass (google.com: domain of lee.jones@linaro.org designates 209.85.213.52 as permitted sender) smtp.mail=lee.jones@linaro.org Reply-To: rtc-linux@googlegroups.com Precedence: list Mailing-list: list rtc-linux@googlegroups.com; contact rtc-linux+owners@googlegroups.com List-ID: X-Google-Group-Id: 712029733259 List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , Signed-off-by: David Paris Signed-off-by: Lee Jones --- drivers/watchdog/Kconfig | 13 ++ drivers/watchdog/Makefile | 1 + drivers/watchdog/st_wdt.c | 312 ++++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 326 insertions(+) create mode 100644 drivers/watchdog/st_wdt.c diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig index f57312f..5a538af 100644 --- a/drivers/watchdog/Kconfig +++ b/drivers/watchdog/Kconfig @@ -432,6 +432,19 @@ config SIRFSOC_WATCHDOG Support for CSR SiRFprimaII and SiRFatlasVI watchdog. When the watchdog triggers the system will be reset. +config ST_WATCHDOG + tristate "STMicroelectronics LPC Watchdog" + depends on ARCH_STI + depends on OF + select WATCHDOG_CORE + select MFD_ST_LPC + help + Say Y here to include STMicroelectronics Low Power Controller + (LPC) based Watchdog timer support. + + To compile this driver as a module, choose M here: the + module will be called st_wdt. + config TEGRA_WATCHDOG tristate "Tegra watchdog" depends on ARCH_TEGRA || COMPILE_TEST diff --git a/drivers/watchdog/Makefile b/drivers/watchdog/Makefile index 468c320..eb19937 100644 --- a/drivers/watchdog/Makefile +++ b/drivers/watchdog/Makefile @@ -57,6 +57,7 @@ obj-$(CONFIG_RETU_WATCHDOG) += retu_wdt.o obj-$(CONFIG_BCM2835_WDT) += bcm2835_wdt.o obj-$(CONFIG_MOXART_WDT) += moxart_wdt.o obj-$(CONFIG_SIRFSOC_WATCHDOG) += sirfsoc_wdt.o +obj-$(CONFIG_ST_WATCHDOG) += st_wdt.o obj-$(CONFIG_BCM_KONA_WDT) += bcm_kona_wdt.o obj-$(CONFIG_TEGRA_WATCHDOG) += tegra_wdt.o diff --git a/drivers/watchdog/st_wdt.c b/drivers/watchdog/st_wdt.c new file mode 100644 index 0000000..7e06f15 --- /dev/null +++ b/drivers/watchdog/st_wdt.c @@ -0,0 +1,312 @@ +/* + * st-wdt.c - ST's LPC Watchdog + * + * Copyright (C) 2014 STMicroelectronics -- All Rights Reserved + * + * Author: David Paris for STMicroelectronics + * Lee Jones for STMicroelectronics + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public Licence + * as published by the Free Software Foundation; either version + * 2 of the Licence, or (at your option) any later version. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* Low Power Alarm */ +#define LPC_LPA_LSB_OFF 0x410 +#define LPC_LPA_START_OFF 0x418 + +/* LPC as WDT */ +#define LPC_WDT_OFF 0x510 + +struct st_wdog_syscfg { + struct regmap *regmap; + unsigned int reset_type_reg; + unsigned int reset_type_mask; + unsigned int enable_reg; + unsigned int enable_mask; +}; + +struct st_wdog { + void __iomem *base; + struct device *dev; + struct st_wdog_syscfg *syscfg; + struct clk *clk; + int warm_reset; +}; + +static struct st_wdog_syscfg stid127_syscfg = { + .reset_type_reg = 0x004, + .reset_type_mask = BIT(2), + .enable_reg = 0x000, + .enable_mask = BIT(2), +}; + +static struct st_wdog_syscfg stih415_syscfg = { + .reset_type_reg = 0x0B8, + .reset_type_mask = BIT(6), + .enable_reg = 0x0B4, + .enable_mask = BIT(7), +}; + +static struct st_wdog_syscfg stih416_syscfg = { + .reset_type_reg = 0x88C, + .reset_type_mask = BIT(6), + .enable_reg = 0x888, + .enable_mask = BIT(7), +}; + +static struct st_wdog_syscfg stih407_syscfg = { + .enable_reg = 0x204, + .enable_mask = BIT(19), +}; + +static struct of_device_id st_wdog_match[] = { + { + .compatible = "st,stih407-lpc", + .data = (void *)&stih407_syscfg, + }, + { + .compatible = "st,stih416-lpc", + .data = (void *)&stih416_syscfg, + }, + { + .compatible = "st,stih415-lpc", + .data = (void *)&stih415_syscfg, + }, + { + .compatible = "st,stid127-lpc", + .data = (void *)&stid127_syscfg, + }, + {}, +}; +MODULE_DEVICE_TABLE(of, st_wdog_match); + +static void st_wdog_setup(struct st_wdog *st_wdog, bool enable) +{ + /* Type of watchdog reset - 0: Cold 1: Warm */ + if (st_wdog->syscfg->reset_type_reg) + regmap_update_bits(st_wdog->syscfg->regmap, + st_wdog->syscfg->reset_type_reg, + st_wdog->syscfg->reset_type_mask, + st_wdog->warm_reset); + + /* Mask/unmask watchdog reset */ + regmap_update_bits(st_wdog->syscfg->regmap, + st_wdog->syscfg->enable_reg, + st_wdog->syscfg->enable_mask, + enable ? 0 : st_wdog->syscfg->enable_mask); +} + +static void st_wdog_load_timer(struct st_wdog *st_wdog, unsigned int timeout) +{ + unsigned long clkrate = clk_get_rate(st_wdog->clk); + unsigned int maxtimeout = 0xFFFFFFFF / clkrate; + + if (timeout > maxtimeout) { + dev_warn(st_wdog->dev, + "timer overrun detected at current freq (%luHz)\n" + "wdog timeout set for %ds instead of requested %uis", + clkrate, maxtimeout, timeout); + timeout = maxtimeout; + } + timeout *= clkrate; + + writel_relaxed(timeout, st_wdog->base + LPC_LPA_LSB_OFF); + writel_relaxed(1, st_wdog->base + LPC_LPA_START_OFF); +} + +static int st_wdog_start(struct watchdog_device *wdd) +{ + struct st_wdog *st_wdog = watchdog_get_drvdata(wdd); + + writel_relaxed(1, st_wdog->base + LPC_WDT_OFF); + + return 0; +} + +static int st_wdog_stop(struct watchdog_device *wdd) +{ + struct st_wdog *st_wdog = watchdog_get_drvdata(wdd); + + writel_relaxed(0, st_wdog->base + LPC_WDT_OFF); + + return 0; +} + +static int st_wdog_set_timeout(struct watchdog_device *wdd, + unsigned int timeout) +{ + struct st_wdog *st_wdog = watchdog_get_drvdata(wdd); + + wdd->timeout = timeout; + st_wdog_load_timer(st_wdog, timeout); + + return 0; +} + +static int st_wdog_keepalive(struct watchdog_device *wdd) +{ + struct st_wdog *st_wdog = watchdog_get_drvdata(wdd); + + st_wdog_load_timer(st_wdog, wdd->timeout); + + return 0; +} + +static const struct watchdog_info st_wdog_info = { + .options = WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING | WDIOF_MAGICCLOSE, + .identity = "ST LPC WDT", +}; + +static const struct watchdog_ops st_wdog_ops = { + .owner = THIS_MODULE, + .start = st_wdog_start, + .stop = st_wdog_stop, + .ping = st_wdog_keepalive, + .set_timeout = st_wdog_set_timeout, +}; + +static struct watchdog_device st_wdog_dev = { + .info = &st_wdog_info, + .ops = &st_wdog_ops, +}; + +static int st_wdog_probe(struct platform_device *pdev) +{ + const struct of_device_id *match; + struct device_node *np; + struct st_wdog *st_wdog; + struct regmap *regmap; + struct resource *res; + struct clk *clk; + void __iomem *base; + int ret; + + /* This is a single node MFD device. */ + np = pdev->dev.of_node = pdev->dev.parent->of_node; + + st_wdog = devm_kzalloc(&pdev->dev, sizeof(*st_wdog), GFP_KERNEL); + if (!st_wdog) + return -ENOMEM; + + match = of_match_device(st_wdog_match, &pdev->dev); + if (!match) { + dev_err(&pdev->dev, "Couldn't match device\n"); + return -ENODEV; + } + st_wdog->syscfg = (struct st_wdog_syscfg *)match->data; + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(base)) { + dev_err(&pdev->dev, "Failed to ioremap base\n"); + return PTR_ERR(base); + } + + regmap = syscon_regmap_lookup_by_phandle(np, "st,syscfg"); + if (IS_ERR(regmap)) { + dev_err(&pdev->dev, "No syscfg phandle specified\n"); + return PTR_ERR(regmap); + } + + clk = clk_get(&pdev->dev, NULL); + if (IS_ERR(clk)) { + dev_err(&pdev->dev, "Unable to request clock\n"); + return PTR_ERR(clk); + } + clk_prepare_enable(st_wdog->clk); + + st_wdog->dev = &pdev->dev; + st_wdog->base = base; + st_wdog->clk = clk; + st_wdog->syscfg->regmap = regmap; + st_wdog->warm_reset = of_property_read_bool(np, "st,warm_reset"); + + watchdog_set_drvdata(&st_wdog_dev, st_wdog); + watchdog_set_nowayout(&st_wdog_dev, WATCHDOG_NOWAYOUT); + + /* Init Watchdog timeout with value in DT */ + ret = watchdog_init_timeout(&st_wdog_dev, 0, &pdev->dev); + if (ret) { + dev_err(&pdev->dev, "Unable to initialise watchdog timeout\n"); + return ret; + } + + ret = watchdog_register_device(&st_wdog_dev); + if (ret) { + dev_err(&pdev->dev, "Unable to register watchdog\n"); + clk_disable_unprepare(clk); + return ret; + } + + st_wdog_setup(st_wdog, true); + + dev_info(&pdev->dev, "LPC Watchdog driver registered, reset type is %s", + st_wdog->warm_reset ? "warm" : "cold"); + + return ret; +} + +static int st_wdog_remove(struct platform_device *pdev) +{ + struct st_wdog *st_wdog = watchdog_get_drvdata(&st_wdog_dev); + + st_wdog_setup(st_wdog, false); + watchdog_unregister_device(&st_wdog_dev); + clk_disable_unprepare(st_wdog->clk); + + return 0; +} + +#ifdef CONFIG_PM +static int st_wdog_suspend(struct device *dev) +{ + if (watchdog_active(&st_wdog_dev)) + st_wdog_stop(&st_wdog_dev); + + return 0; +} + +static int st_wdog_resume(struct device *dev) +{ + struct st_wdog *st_wdog = watchdog_get_drvdata(&st_wdog_dev); + + if (watchdog_active(&st_wdog_dev)) { + st_wdog_load_timer(st_wdog, st_wdog_dev.timeout); + st_wdog_start(&st_wdog_dev); + } + + return 0; +} +#endif + +static SIMPLE_DEV_PM_OPS(st_wdog_pm_ops, + st_wdog_suspend, + st_wdog_resume); + +static struct platform_driver st_wdog_driver = { + .driver = { + .name = "st-lpc-wdt", + .pm = &st_wdog_pm_ops, + }, + .probe = st_wdog_probe, + .remove = st_wdog_remove, +}; +module_platform_driver(st_wdog_driver); + +MODULE_AUTHOR("David Paris "); +MODULE_DESCRIPTION("ST LPC Watchdog Driver"); +MODULE_LICENSE("GPL v2");