[00/19] ppc: QOM'ify 405 board

Message ID	20220801131039.1693913-1-clg@kaod.org
Headers	show Return-Path: <qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org> From: =?utf-8?q?C=C3=A9dric_Le_Goater?= <clg@kaod.org> To: qemu-ppc@nongnu.org Cc: Daniel Henrique Barboza <danielhb413@gmail.com>, qemu-devel@nongnu.org, BALATON Zoltan <balaton@eik.bme.hu>, =?utf-8?q?C=C3=A9dric_Le_Goater?= <clg@kaod.org> Subject: [PATCH 00/19] ppc: QOM'ify 405 board Date: Mon, 1 Aug 2022 15:10:20 +0200 Message-Id: <20220801131039.1693913-1-clg@kaod.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2404:9400:2221:ea00::3; envelope-from=SRS0=LBbo=YF=kaod.org=clg@ozlabs.org; helo=gandalf.ozlabs.org X-Spam_score_int: -23 X-Spam_score: -2.4 X-Spam_bar: -- X-Spam_report: (-2.4 / 5.0 requ) BAYES_00=-1.9, HEADER_FROM_DIFFERENT_DOMAINS=0.249, RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-ppc" <qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org>
Series	ppc: QOM'ify 405 board \| expand [00/19] ppc: QOM'ify 405 board [01/19] ppc/ppc405: Remove taihu machine [02/19] ppc/ppc405: Introduce a PPC405 generic machine [03/19] ppc/ppc405: Move devices under the ref405ep machine [04/19] ppc/ppc405: Introduce a PPC405 SoC [05/19] ppc/ppc405: Start QOMification of the SoC [06/19] ppc/ppc405: QOM'ify CPU [07/19] ppc/ppc405: QOM'ify CPC [08/19] ppc/ppc405: QOM'ify GPT [09/19] ppc/ppc405: QOM'ify OCM [10/19] ppc/ppc405: QOM'ify GPIO [11/19] ppc/ppc405: QOM'ify DMA [12/19] ppc/ppc405: QOM'ify EBC [13/19] ppc/ppc405: QOM'ify OPBA [14/19] ppc/ppc405: QOM'ify POB [15/19] ppc/ppc405: QOM'ify PLB [16/19] ppc/ppc405: QOM'ify MAL [17/19] ppc/ppc405: QOM'ify FPGA [18/19] ppc/ppc405: QOM'ify UIC [19/19] ppc/ppc405: QOM'ify I2C

Message ID

20220801131039.1693913-1-clg@kaod.org

Headers

From: =?utf-8?q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>
To: qemu-ppc@nongnu.org
Cc: Daniel Henrique Barboza <danielhb413@gmail.com>, qemu-devel@nongnu.org,
 BALATON Zoltan <balaton@eik.bme.hu>,
 =?utf-8?q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>
Subject: [PATCH 00/19] ppc: QOM'ify 405 board
Date: Mon,  1 Aug 2022 15:10:20 +0200
Message-Id: <20220801131039.1693913-1-clg@kaod.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2404:9400:2221:ea00::3;
 envelope-from=SRS0=LBbo=YF=kaod.org=clg@ozlabs.org; helo=gandalf.ozlabs.org
X-Spam_score_int: -23
X-Spam_score: -2.4
X-Spam_bar: --
X-Spam_report: (-2.4 / 5.0 requ) BAYES_00=-1.9,
 HEADER_FROM_DIFFERENT_DOMAINS=0.249, RCVD_IN_DNSWL_LOW=-0.7,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-ppc@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-ppc.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-ppc>,
 <mailto:qemu-ppc-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-ppc>
List-Post: <mailto:qemu-ppc@nongnu.org>
List-Help: <mailto:qemu-ppc-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-ppc>,
 <mailto:qemu-ppc-request@nongnu.org?subject=subscribe>
Errors-To: qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org
Sender: "Qemu-ppc" <qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org>

Series

ppc: QOM'ify 405 board | expand

Message

Cédric Le Goater Aug. 1, 2022, 1:10 p.m. UTC

Hello,

Here is large series QOM'ifying the PPC405 board. It introduces a new
generic machine and SoC models, converts the current device models to
QOM and populates the SoC. The process is quite mechanical without too
much issues to handle. The noisy part is the initial patch introducing
the SoC realize routine. 

What's left ?

* The DCR read/writre handler are attached in table to the CPU
  instance. We could probably rework the whole with a specific address
  space and memory regions handling the implemented registers. I don't
  think this is necessary.

* the SDRAM mappings are very baroque and certainly could be simplified.
  I think we should QOMify the ppc440 machines before addressing this
  part.

Thanks,

C.

Cédric Le Goater (19):
  ppc/ppc405: Remove taihu machine
  ppc/ppc405: Introduce a PPC405 generic machine
  ppc/ppc405: Move devices under the ref405ep machine
  ppc/ppc405: Introduce a PPC405 SoC
  ppc/ppc405: Start QOMification of the SoC
  ppc/ppc405: QOM'ify CPU
  ppc/ppc405: QOM'ify CPC
  ppc/ppc405: QOM'ify GPT
  ppc/ppc405: QOM'ify OCM
  ppc/ppc405: QOM'ify GPIO
  ppc/ppc405: QOM'ify DMA
  ppc/ppc405: QOM'ify EBC
  ppc/ppc405: QOM'ify OPBA
  ppc/ppc405: QOM'ify POB
  ppc/ppc405: QOM'ify PLB
  ppc/ppc405: QOM'ify MAL
  ppc/ppc405: QOM'ify FPGA
  ppc/ppc405: QOM'ify UIC
  ppc/ppc405: QOM'ify I2C

 docs/about/deprecated.rst    |   9 -
 docs/system/ppc/embedded.rst |   1 -
 hw/ppc/ppc405.h              | 210 ++++++++-
 include/hw/ppc/ppc4xx.h      |  28 ++
 hw/ppc/ppc405_boards.c       | 366 ++++------------
 hw/ppc/ppc405_uc.c           | 802 +++++++++++++++++++++--------------
 hw/ppc/ppc4xx_devs.c         | 120 ++++--
 7 files changed, 887 insertions(+), 649 deletions(-)