From patchwork Fri Nov 4 20:50:21 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Artyom Tarasenko X-Patchwork-Id: 691437 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 3t9ZNN6mKXz9t0p for ; Sat, 5 Nov 2016 08:14:44 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="IxkSLnqv"; dkim-atps=neutral Received: from localhost ([::1]:40824 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1c2low-00043C-BV for incoming@patchwork.ozlabs.org; Fri, 04 Nov 2016 17:14:42 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:55788) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1c2lSm-00019L-IB for qemu-devel@nongnu.org; Fri, 04 Nov 2016 16:51:50 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1c2lSj-0004KN-FW for qemu-devel@nongnu.org; Fri, 04 Nov 2016 16:51:48 -0400 Received: from mail-wm0-x242.google.com ([2a00:1450:400c:c09::242]:35947) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1c2lSj-0004JA-5r for qemu-devel@nongnu.org; Fri, 04 Nov 2016 16:51:45 -0400 Received: by mail-wm0-x242.google.com with SMTP id c17so5606824wmc.3 for ; Fri, 04 Nov 2016 13:51:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=IaWqf13wV8z1XnheXShLNQN5EPLpDz3b1ttlSYNEG0E=; b=IxkSLnqvDfCuU7fUsBSp6kcrqJBuaNm4kLecwtSG0v85fuc8K2V2FNnSny/ASOwriF LezfMosHa1ELlWWrtQe+I2QK0qxrgX9s5rgQqObb2ic2fecSN19Ma0g5gTtG/KrkXDWF /WJR/pVdx2eX4f+8WLWeobM+Yf25npuYYQDo21CSOgUfL+RH3b4y1rG4T67Zf8d2h3ya eU1onBfwQmR5T7ihQtml6P1C6D3XBlJbpNWVUOyGwMhL8ngrdnoNWVFYjqRBo3Ana9+F mdeKUBp+S+rDCJGbi4rALyBO5k303bCrjyTcsgxxK/BPri0WIbpHCvCnbHO9cVYazljx 8GVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=IaWqf13wV8z1XnheXShLNQN5EPLpDz3b1ttlSYNEG0E=; b=G3/AcvqLJu0EfTF7cL77IDGD/83xZWjaOeEMB+k1kjst33VthmD/f+DzVNQfkKAJlX Qs0iC7+3TPdXvg0s2QbQJ7ZWZQvIbSd3Twnkq1qJdVbGIKKk4HbDbpsecikRtDvmlSRy guWJa0bL+q4DTD4u+c8DsoLD6f8PWhheOyxCwdUWxhTCZTEplRjVCHnTr7aCs8Iaexo3 DW5Ry6qGhDIYJEkSyalyvZAo4Pupnu3WwrP8PA2Wtsdv2T9D9NwvCqYF/0z5Xe67tIqe d37OtVKOvjX/m/3cwbmKvLkyxsAmx09QONZ8nGPuZ4IOL3Ptc90JWdtpcXB1CkNBZFUR RQuA== X-Gm-Message-State: ABUngvcwYitVTuSQ9qUcgwO8yWEZJHGvPtHmKbAVESTWsjI4NtMU7FFaMvgJ9qefhQ/T9w== X-Received: by 10.28.175.77 with SMTP id y74mr197275wme.114.1478292703982; Fri, 04 Nov 2016 13:51:43 -0700 (PDT) Received: from localhost (x55b4b5cf.dyn.telefonica.de. [85.180.181.207]) by smtp.gmail.com with ESMTPSA id p13sm6433918wmd.20.2016.11.04.13.51.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 04 Nov 2016 13:51:43 -0700 (PDT) From: Artyom Tarasenko To: qemu-devel@nongnu.org Date: Fri, 4 Nov 2016 21:50:21 +0100 Message-Id: <9a2a0139c224598cdcb69484485fa27b904a20cf.1478291230.git.atar4qemu@gmail.com> X-Mailer: git-send-email 1.8.3.1 In-Reply-To: References: In-Reply-To: References: X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] X-Received-From: 2a00:1450:400c:c09::242 Subject: [Qemu-devel] [PATCH v1 20/30] target-sparc: implement UA2005 TSB Pointers X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Cave-Ayland , Artyom Tarasenko , Richard Henderson Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Artyom Tarasenko --- target-sparc/cpu.h | 2 + target-sparc/ldst_helper.c | 124 +++++++++++++++++++++++++++++++++++++-------- 2 files changed, 104 insertions(+), 22 deletions(-) diff --git a/target-sparc/cpu.h b/target-sparc/cpu.h index 8ce7197..7b6565d 100644 --- a/target-sparc/cpu.h +++ b/target-sparc/cpu.h @@ -417,6 +417,8 @@ typedef union { uint64_t tag_access; uint64_t virtual_watchpoint; uint64_t physical_watchpoint; + uint64_t sun4v_ctx_config[2]; + uint64_t sun4v_tsb_pointers[4]; }; } SparcV9MMU; #endif diff --git a/target-sparc/ldst_helper.c b/target-sparc/ldst_helper.c index 8e01260..4b8ca69 100644 --- a/target-sparc/ldst_helper.c +++ b/target-sparc/ldst_helper.c @@ -70,11 +70,29 @@ #define QT1 (env->qt1) #if defined(TARGET_SPARC64) && !defined(CONFIG_USER_ONLY) -/* Calculates TSB pointer value for fault page size 8k or 64k */ -static uint64_t ultrasparc_tsb_pointer(uint64_t tsb_register, +static uint64_t ultrasparc_tsb_pointer(CPUSPARCState *env, uint64_t tsb, + uint64_t *tsb_ptr, uint64_t tag_access_register, - int page_size) + int idx, uint64_t *cfg_ptr) +/* Calculates TSB pointer value for fault page size + * UltraSPARC IIi has fixed sizes (8k or 64k) for the page pointers + * UA2005 holds the page size configuration in mmu_ctx registers */ { + uint64_t tsb_register; + int page_size; + if (cpu_has_hypervisor(env)) { + int tsb_index = 0; + int ctx = tag_access_register & 0x1fffULL; + uint64_t ctx_register = cfg_ptr[ctx ? 1 : 0]; + tsb_index = idx; + tsb_index |= ctx ? 2 : 0; + page_size = idx ? ctx_register >> 8 : ctx_register; + page_size &= 7; + tsb_register = tsb_ptr[tsb_index]; + } else { + page_size = idx; + tsb_register = tsb; + } uint64_t tsb_base = tsb_register & ~0x1fffULL; int tsb_split = (tsb_register & 0x1000ULL) ? 1 : 0; int tsb_size = tsb_register & 0xf; @@ -87,21 +105,15 @@ static uint64_t ultrasparc_tsb_pointer(uint64_t tsb_register, uint64_t va = tag_access_va; /* move va bits to correct position */ - if (page_size == 8*1024) { - va >>= 9; - } else if (page_size == 64*1024) { - va >>= 12; - } + va >>= 3 * page_size + 9; - if (tsb_size) { - tsb_base_mask <<= tsb_size; - } + tsb_base_mask <<= tsb_size; /* calculate tsb_base mask and adjust va if split is in use */ if (tsb_split) { - if (page_size == 8*1024) { + if (idx == 0) { va &= ~(1ULL << (13 + tsb_size)); - } else if (page_size == 64*1024) { + } else { va |= (1ULL << (13 + tsb_size)); } tsb_base_mask <<= 1; @@ -1254,16 +1266,20 @@ uint64_t helper_ld_asi(CPUSPARCState *env, target_ulong addr, { /* env->immuregs[5] holds I-MMU TSB register value env->immuregs[6] holds I-MMU Tag Access register value */ - ret = ultrasparc_tsb_pointer(env->immu.tsb, env->immu.tag_access, - 8*1024); + ret = ultrasparc_tsb_pointer(env, env->immu.tsb, + env->immu.sun4v_tsb_pointers, + env->immu.tag_access, + 0, env->immu.sun4v_ctx_config); break; } case ASI_IMMU_TSB_64KB_PTR: /* I-MMU 64k TSB pointer */ { /* env->immuregs[5] holds I-MMU TSB register value env->immuregs[6] holds I-MMU Tag Access register value */ - ret = ultrasparc_tsb_pointer(env->immu.tsb, env->immu.tag_access, - 64*1024); + ret = ultrasparc_tsb_pointer(env, env->immu.tsb, + env->immu.sun4v_tsb_pointers, + env->immu.tag_access, + 1, env->immu.sun4v_ctx_config); break; } case ASI_ITLB_DATA_ACCESS: /* I-MMU data access */ @@ -1322,16 +1338,20 @@ uint64_t helper_ld_asi(CPUSPARCState *env, target_ulong addr, { /* env->dmmuregs[5] holds D-MMU TSB register value env->dmmuregs[6] holds D-MMU Tag Access register value */ - ret = ultrasparc_tsb_pointer(env->dmmu.tsb, env->dmmu.tag_access, - 8*1024); + ret = ultrasparc_tsb_pointer(env, env->dmmu.tsb, + env->dmmu.sun4v_tsb_pointers, + env->dmmu.tag_access, + 0, env->dmmu.sun4v_ctx_config); break; } case ASI_DMMU_TSB_64KB_PTR: /* D-MMU 64k TSB pointer */ { /* env->dmmuregs[5] holds D-MMU TSB register value env->dmmuregs[6] holds D-MMU Tag Access register value */ - ret = ultrasparc_tsb_pointer(env->dmmu.tsb, env->dmmu.tag_access, - 64*1024); + ret = ultrasparc_tsb_pointer(env, env->dmmu.tsb, + env->dmmu.sun4v_tsb_pointers, + env->dmmu.tag_access, + 1, env->dmmu.sun4v_ctx_config); break; } case ASI_DTLB_DATA_ACCESS: /* D-MMU data access */ @@ -1469,7 +1489,67 @@ void helper_st_asi(CPUSPARCState *env, target_ulong addr, target_ulong val, case ASI_TWINX_SL: /* Secondary, twinx, LE */ /* These are always handled inline. */ g_assert_not_reached(); - + /* these ASIs have different functions on UltraSPARC-IIIi + * and UA2005 CPUs. Use the explicit numbers to avoid confusion + */ + case 0x31: + case 0x32: + case 0x39: + case 0x3a: + if (cpu_has_hypervisor(env)) { + /* UA2005 + * ASI_DMMU_CTX_ZERO_TSB_BASE_PS0 + * ASI_DMMU_CTX_ZERO_TSB_BASE_PS1 + * ASI_DMMU_CTX_NONZERO_TSB_BASE_PS0 + * ASI_DMMU_CTX_NONZERO_TSB_BASE_PS1 + */ + int idx = ((asi & 2) >> 1) | ((asi & 8) >> 2); + env->dmmu.sun4v_tsb_pointers[idx] = val; + } else { + helper_raise_exception(env, TT_ILL_INSN); + } + break; + case 0x33: + case 0x3b: + if (cpu_has_hypervisor(env)) { + /* UA2005 + * ASI_DMMU_CTX_ZERO_CONFIG + * ASI_DMMU_CTX_NONZERO_CONFIG + */ + env->dmmu.sun4v_ctx_config[(asi & 8) >> 3] = val; + } else { + helper_raise_exception(env, TT_ILL_INSN); + } + break; + case 0x35: + case 0x36: + case 0x3d: + case 0x3e: + if (cpu_has_hypervisor(env)) { + /* UA2005 + * ASI_IMMU_CTX_ZERO_TSB_BASE_PS0 + * ASI_IMMU_CTX_ZERO_TSB_BASE_PS1 + * ASI_IMMU_CTX_NONZERO_TSB_BASE_PS0 + * ASI_IMMU_CTX_NONZERO_TSB_BASE_PS1 + */ + int idx = ((asi & 2) >> 1) | ((asi & 8) >> 2); + env->immu.sun4v_tsb_pointers[idx] = val; + } else { + helper_raise_exception(env, TT_ILL_INSN); + } + break; + case 0x37: + case 0x3f: + if (cpu_has_hypervisor(env)) { + /* UA2005 + * ASI_IMMU_CTX_ZERO_CONFIG + * ASI_IMMU_CTX_NONZERO_CONFIG + */ + env->immu.sun4v_ctx_config[(asi & 8) >> 3] = val; + } else { + helper_raise_exception(env, TT_ILL_INSN); + } + break; case ASI_UPA_CONFIG: /* UPA config */ /* XXX */ return;