From patchwork Thu Oct 11 02:19:19 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Edgar E. Iglesias" X-Patchwork-Id: 982185 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=nongnu.org (client-ip=2001:4830:134:3::11; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="tHNoNVEP"; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 42VvwC3rDqz9s89 for ; Thu, 11 Oct 2018 13:26:02 +1100 (AEDT) Received: from localhost ([::1]:59992 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gAQfm-0006kS-15 for incoming@patchwork.ozlabs.org; Wed, 10 Oct 2018 22:25:58 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:48542) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gAQZg-00028k-45 for qemu-devel@nongnu.org; Wed, 10 Oct 2018 22:19:41 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gAQZb-0004Ii-48 for qemu-devel@nongnu.org; Wed, 10 Oct 2018 22:19:40 -0400 Received: from mail-lf1-x142.google.com ([2a00:1450:4864:20::142]:35897) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gAQZa-0004I3-SG; Wed, 10 Oct 2018 22:19:35 -0400 Received: by mail-lf1-x142.google.com with SMTP id d4-v6so5480734lfa.3; Wed, 10 Oct 2018 19:19:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=BO7Rn6pWzIDgtfAsiNGNFWz3BgN9Xedqk1qTsGEV740=; b=tHNoNVEPW2lSBX8ZxEhCnOImmweTH/ZT5tW782kDqEi+9FEtYQJkechasHB02tjimU FVkZGhzb8ogGE28gRtAcMcwJJwCBgY4Rtrx5xXzay7ykxMiA7ZSzmF4vIL3POy7E49e/ nEjZMOSNyCSu0Ni7silxG2ITIp8bK2K39pELh9UR4CE5LYAuxUn9bLR2Do5UyMHBP83H f9Ek/5BZ54H0R5TXN5NLJdrLGm6Fi5EAUVRzR+28m6jFiFss7H7sT26BeEg5++vtY0mv BDbYGYyl9UbaQQOZmOjZA3xs/0Vhof+KIx31N5am4oJvyjZir5t+UmnIJZJ8cgyqR8Wh ra5w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=BO7Rn6pWzIDgtfAsiNGNFWz3BgN9Xedqk1qTsGEV740=; b=sZGlfrsOERcpyAx5SlzQudutFk74pqGX4kiR0FjSTbPHqSTxUTSEEswCkTa/w8rxGo HgBPK7BAtQDsV0QOVns0io77jygNHdUxN9273gU1/ovVujXoTEQ4ncHQ6tx2QL+ZVkDS Tu7rOLGO/z1+4WZNT4vPYXgUqQ3NKDDcztFh1JCoHJIpcJxc8tUmt/bcWiO1QDtfjT6j /rTxpepm/Ln0sVMmcEU18ZzeAAENJwi3WeNmWGJ8JFu6sQXl79UdF0/6FZ/zCVXgxX2y vdn7RzFxbIMVFG402HQPUzFzZF7uYz8Xr5eIh/CQWxhWa4TSdBMrnII70dZ7MnpmiRu/ Zaww== X-Gm-Message-State: ABuFfohG5H5llibtJYH2gGUgaw2lBHh012YyUGQE6ezoxLdHDReFnfsu CnogH0HI04Pbarv+R5LHhoxLvGwZnYk= X-Google-Smtp-Source: ACcGV63XXt4tpLaG88fN9mTf98gACb12GKHGv4F1AN38kZKUiMa80vYU5NLqyCoc9Rypk5zBQ6jelQ== X-Received: by 2002:a19:d988:: with SMTP id s8-v6mr19635995lfi.122.1539224372759; Wed, 10 Oct 2018 19:19:32 -0700 (PDT) Received: from gmail.com (81-231-232-130-no39.tbcn.telia.com. [81.231.232.130]) by smtp.gmail.com with ESMTPSA id p24-v6sm5806381ljg.57.2018.10.10.19.19.31 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 10 Oct 2018 19:19:31 -0700 (PDT) From: "Edgar E. Iglesias" To: qemu-devel@nongnu.org, qemu-arm@nongnu.org Date: Thu, 11 Oct 2018 04:19:19 +0200 Message-Id: <20181011021931.4249-1-edgar.iglesias@gmail.com> X-Mailer: git-send-email 2.17.1 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::142 Subject: [Qemu-devel] [PATCH v2 00/12] arm: Add first models of Xilinx Versal SoC X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: figlesia@xilinx.com, peter.maydell@linaro.org, sstabellini@kernel.org, edgar.iglesias@xilinx.com, sai.pavan.boddu@xilinx.com, frasse.iglesias@gmail.com, alistair@alistair23.me, richard.henderson@linaro.org, frederic.konrad@adacore.com, philmd@redhat.com Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" From: "Edgar E. Iglesias" This patch series adds initial support for Xilinx's Versal SoC. Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortex-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency. More info can be found here: https://www.xilinx.com/news/press/2018/xilinx-unveils-versal-the-first-in-a-new-category-of-platforms-delivering-rapid-innovation-with-software-programmability-and-scalable-ai-inference.html In QEMU we'd like to have a virtual developer board with the Versal SoC and a selected set of peripherals under the control of QEMU. We'd like to gradually extend this board as QEMU gains more support for Versal hardware components. QEMU will generate a device-tree describing only the components it supports and includes in the virtual dev board. Before adding Versal support, this series starts with a few fixes to the GEM that I ran into when running recent kernels on the Versal and ZynqMP models. I also noticed a problem with HVC insns not being enabled when using QEMU's PSCI implementation on CPU's with EL2 and EL3 enabled. This causes problems for Linux/KVM guests, also fixed in this series. Best regards, Edgar ChangeLog: v1 -> v2: * Spell out OCM as On Chip Memory * apperture -> aperture * Remove copy+pasted virt board comment * Remove VMSD for Versal SoC (with a comment on why it's not needed) * Embedd AddressSpace dma object in GEM * Remove debug left-overs in arm-powerctl * Enable PMU in Cortex-A72 * Rename cortex_a57_a53_cp_reginfo -> cortex_a72_a57_a53_cp_reginfo Edgar E. Iglesias (12): net: cadence_gem: Disable TSU feature bit net: cadence_gem: Announce availability of priority queues net: cadence_gem: Use uint32_t for 32bit descriptor words net: cadence_gem: Add macro with max number of descriptor words net: cadence_gem: Add support for extended descriptors net: cadence_gem: Add support for selecting the DMA MemoryRegion net: cadence_gem: Implement support for 64bit descriptor addresses net: cadence_gem: Announce 64bit addressing support target-arm: powerctl: Enable HVC when starting CPUs to EL2 target/arm: Add the Cortex-A72 hw/arm: versal: Add a model of Xilinx Versal SoC hw/arm: versal: Add a virtual Xilinx Versal board default-configs/aarch64-softmmu.mak | 1 + hw/arm/Makefile.objs | 1 + hw/arm/xlnx-versal-virt.c | 494 ++++++++++++++++++++++++++++ hw/arm/xlnx-versal.c | 324 ++++++++++++++++++ hw/net/cadence_gem.c | 192 ++++++++--- include/hw/arm/xlnx-versal.h | 122 +++++++ include/hw/net/cadence_gem.h | 7 +- target/arm/arm-powerctl.c | 10 + target/arm/cpu64.c | 66 +++- 9 files changed, 1159 insertions(+), 58 deletions(-) create mode 100644 hw/arm/xlnx-versal-virt.c create mode 100644 hw/arm/xlnx-versal.c create mode 100644 include/hw/arm/xlnx-versal.h