[GIT,PULL,1/8] dt-bindings: Changes for v5.5-rc1

Message ID	20191102144521.3863321-1-thierry.reding@gmail.com
State	New
Headers	show Return-Path: <linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org> From: Thierry Reding <thierry.reding@gmail.com> To: arm@kernel.org Subject: [GIT PULL 1/8] dt-bindings: Changes for v5.5-rc1 Date: Sat, 2 Nov 2019 15:45:14 +0100 Message-Id: <20191102144521.3863321-1-thierry.reding@gmail.com> MIME-Version: 1.0 summary: Content analysis details: (-0.2 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at https://www.dnswl.org/, no trust [2a00:1450:4864:20:0:0:0:441 listed in] [list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record 0.0 FREEMAIL_FROM Sender email is commonly abused enduser mail provider (thierry.reding[at]gmail.com) 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature Precedence: list Cc: linux-tegra@vger.kernel.org, Thierry Reding <thierry.reding@gmail.com>, linux-arm-kernel@lists.infradead.org, Jon Hunter <jonathanh@nvidia.com> Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org
Series	[GIT,PULL,1/8] dt-bindings: Changes for v5.5-rc1 \| expand [GIT,PULL,1/8] dt-bindings: Changes for v5.5-rc1 [GIT,PULL,2/8] firmware: tegra: Changes for v5.5-rc1 [GIT,PULL,3/8] memory: tegra: Changes for v5.5-rc1 [GIT,PULL,4/8] soc/tegra: Changes for v5.5-rc1 [GIT,PULL,5/8] ARM: tegra: Core changes for v5.5-rc1 [GIT,PULL,6/8] ARM: tegra: Device tree changes for v5.5-rc1 [GIT,PULL,7/8] ARM: tegra: Default configuration changes for v5.5-rc1 [GIT,PULL,8/8] arm64: tegra: Device tree changes for v5.5-rc1

Message ID

20191102144521.3863321-1-thierry.reding@gmail.com

State

New

Headers

From: Thierry Reding <thierry.reding@gmail.com>
To: arm@kernel.org
Subject: [GIT PULL 1/8] dt-bindings: Changes for v5.5-rc1
Date: Sat,  2 Nov 2019 15:45:14 +0100
Message-Id: <20191102144521.3863321-1-thierry.reding@gmail.com>
MIME-Version: 1.0
Precedence: list
Cc: linux-tegra@vger.kernel.org, Thierry Reding <thierry.reding@gmail.com>, 
	linux-arm-kernel@lists.infradead.org, Jon Hunter <jonathanh@nvidia.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org>
Errors-To: linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org

Series

[GIT,PULL,1/8] dt-bindings: Changes for v5.5-rc1 | expand

Message

Thierry Reding Nov. 2, 2019, 2:45 p.m. UTC

Hi ARM SoC maintainers,

The following changes since commit 54ecb8f7028c5eb3d740bb82b0f1d90f2df63c5c:

  Linux 5.4-rc1 (2019-09-30 10:35:40 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux.git tags/tegra-for-5.5-dt-bindings

for you to fetch changes up to 641262f5e1ed5c96799e17595893fa1a703616ac:

  dt-bindings: memory: Add binding for NVIDIA Tegra30 External Memory Controller (2019-10-29 20:22:34 +0100)

Thanks,
Thierry

----------------------------------------------------------------
dt-bindings: Changes for v5.5-rc1

This contains various updates to device tree bindings and includes that
are related to driver changes in other Tegra branches.

----------------------------------------------------------------
Dmitry Osipenko (4):
      dt-bindings: regulator: Document regulators coupling of NVIDIA Tegra20/30 SoCs
      dt-bindings: memory: tegra30: Convert to Tegra124 YAML
      dt-bindings: memory: Add binding for NVIDIA Tegra30 Memory Controller
      dt-bindings: memory: Add binding for NVIDIA Tegra30 External Memory Controller

Thierry Reding (1):
      dt-bindings: clock: tegra: Rename SOR0_LVDS to SOR0_OUT

 .../memory-controllers/nvidia,tegra124-mc.yaml     | 152 ++++++++++
 .../memory-controllers/nvidia,tegra30-emc.yaml     | 336 +++++++++++++++++++++
 .../memory-controllers/nvidia,tegra30-mc.txt       | 123 --------
 .../memory-controllers/nvidia,tegra30-mc.yaml      | 167 ++++++++++
 .../regulator/nvidia,tegra-regulators-coupling.txt |  65 ++++
 include/dt-bindings/clock/tegra124-car-common.h    |   3 +-
 include/dt-bindings/clock/tegra210-car.h           |   3 +-
 7 files changed, 724 insertions(+), 125 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-mc.yaml
 create mode 100644 Documentation/devicetree/bindings/memory-controllers/nvidia,tegra30-emc.yaml
 delete mode 100644 Documentation/devicetree/bindings/memory-controllers/nvidia,tegra30-mc.txt
 create mode 100644 Documentation/devicetree/bindings/memory-controllers/nvidia,tegra30-mc.yaml
 create mode 100644 Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.txt

[GIT,PULL,1/8] dt-bindings: Changes for v5.5-rc1

Pull-request

Message