From patchwork Mon Sep 24 09:26:32 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?b?UmFmYcWCIE1pxYJlY2tp?= X-Patchwork-Id: 973883 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="a8E7dwBc"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 42Jf3d0nPXz9s4s for ; Mon, 24 Sep 2018 19:26:53 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728493AbeIXP17 (ORCPT ); Mon, 24 Sep 2018 11:27:59 -0400 Received: from mail-lj1-f195.google.com ([209.85.208.195]:44426 "EHLO mail-lj1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727865AbeIXP17 (ORCPT ); Mon, 24 Sep 2018 11:27:59 -0400 Received: by mail-lj1-f195.google.com with SMTP id q127-v6so17554072ljq.11; Mon, 24 Sep 2018 02:26:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=DZfHFIXvQP6Vnhke38a4EStoLFV4WJMMHCgPBCH2wkw=; b=a8E7dwBcB94rp6vnmDP8XvoSH1Hy2xlOFqxuRlqFsM54kRu7cSAKmbzSgRsu3FvrEJ vuAMfRKvT+YQp8TsN4/QlyBjZZIkAFLsgudMxPMxL3Buk+n6h95rZFj7yb2HAWcDTEgB 9avkYog0EvauVcxR2TgLCS6/zRuZr2t6ebrXSbpvz3Mg/sHGHp0Kty6bSqRovpnHxIHx tn1GmZxHedvjy0jVOuf3W90L0mUhQMnyW2QkQF1nrdvWbQQLGGitnK9dN28ZUoq1dXUX baljL8UYzRcLxtqfI4L1nPdjRSB2pPluwAmJt47e2CZEEcv+t94A2k8xOL4aSWE3XYZd 4CMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=DZfHFIXvQP6Vnhke38a4EStoLFV4WJMMHCgPBCH2wkw=; b=lONFPQYTMAjcjb7YhSB5/4N+oK5+gqNebrcimvkNdGjXMUXc3qu6Mj0SyUW8fzr+KN vl3vp6WH0Obo6Ur0SIBt1vulAwgGl2T9GLv1qc2p2qUGd1dXwA+ZobD6yp+SygCjbwpB WeZRZ3T2af9sXaqJLbuzwb67oHWuEiJvtF3iV+mCCQ34wjYpZihrkOkcdh+7xkKX36bF CEMJW8xZGsbBHwv2egzgsWuwYq8zzaze9bbY4SZu22bOFLja8e0LESgUaMqI5+qOb0O2 n18QmfbS8hjG/JNOVBhM7jbJ5bYpkqoBvdTgR7mYYjRIvxve+mtQBGp4eh24QwwM4ggp 5tRQ== X-Gm-Message-State: APzg51CSOpLp7ZbWc3cifd1MpGjRwxPnMuT+G4CsDmG5iSRO6jf8O4mj 5TzUXgoWoNOWnS3KjEVWi0PfVw1P X-Google-Smtp-Source: ACcGV63tQaP79qrhrM9w4Lpe6SklQ6kYl9OnxN5TtpL4/apYrN2+vTvQzIWOfaEZt7ymWLOWeUUvvQ== X-Received: by 2002:a2e:8997:: with SMTP id c23-v6mr7828586lji.124.1537781207944; Mon, 24 Sep 2018 02:26:47 -0700 (PDT) Received: from linux-veee.lan (ip-194-187-74-233.konfederacka.maverick.com.pl. [194.187.74.233]) by smtp.gmail.com with ESMTPSA id d6-v6sm1677212lfk.83.2018.09.24.02.26.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 24 Sep 2018 02:26:47 -0700 (PDT) From: =?utf-8?b?UmFmYcWCIE1pxYJlY2tp?= To: Linus Walleij , linux-gpio@vger.kernel.org, Rob Herring , devicetree@vger.kernel.org Cc: Mark Rutland , Ray Jui , Scott Branden , Jon Mason , bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, =?utf-8?b?UmFmYcWCIE1pxYJlY2tp?= Subject: [PATCH V2 2/2] pinctrl: bcm: add Northstar driver Date: Mon, 24 Sep 2018 11:26:32 +0200 Message-Id: <20180924092632.3788-2-zajec5@gmail.com> X-Mailer: git-send-email 2.13.7 In-Reply-To: <20180924092632.3788-1-zajec5@gmail.com> References: <20180924092632.3788-1-zajec5@gmail.com> MIME-Version: 1.0 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Rafał Miłecki This driver provides support for Northstar mux controller. It differs from Northstar Plus one so a new binding and driver were needed. Signed-off-by: Rafał Miłecki --- V2: Define more pins, groups, functions Simplify ns_pinctrl_set_mux() as Northstar uses 1:1 mapping --- drivers/pinctrl/bcm/Kconfig | 13 ++ drivers/pinctrl/bcm/Makefile | 1 + drivers/pinctrl/bcm/pinctrl-ns.c | 262 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 276 insertions(+) create mode 100644 drivers/pinctrl/bcm/pinctrl-ns.c diff --git a/drivers/pinctrl/bcm/Kconfig b/drivers/pinctrl/bcm/Kconfig index 0f38d51f47c6..c8575399d6f7 100644 --- a/drivers/pinctrl/bcm/Kconfig +++ b/drivers/pinctrl/bcm/Kconfig @@ -73,6 +73,19 @@ config PINCTRL_CYGNUS_MUX configuration, with the exception that certain individual pins can be overridden to GPIO function +config PINCTRL_NS + bool "Broadcom Northstar pins driver" + depends on OF && (ARCH_BCM_5301X || COMPILE_TEST) + select PINMUX + select GENERIC_PINCONF + default ARCH_BCM_5301X + help + Say yes here to enable the Broadcom NS SoC pins driver. + + The Broadcom Northstar pins driver supports muxing multi-purpose pins + that can be used for various functions (e.g. SPI, I2C, UART) as well + as GPIOs. + config PINCTRL_NSP_GPIO bool "Broadcom NSP GPIO (with PINCONF) driver" depends on OF_GPIO && (ARCH_BCM_NSP || COMPILE_TEST) diff --git a/drivers/pinctrl/bcm/Makefile b/drivers/pinctrl/bcm/Makefile index 80ceb9dae944..79d5e49fdd9a 100644 --- a/drivers/pinctrl/bcm/Makefile +++ b/drivers/pinctrl/bcm/Makefile @@ -5,6 +5,7 @@ obj-$(CONFIG_PINCTRL_BCM281XX) += pinctrl-bcm281xx.o obj-$(CONFIG_PINCTRL_BCM2835) += pinctrl-bcm2835.o obj-$(CONFIG_PINCTRL_IPROC_GPIO) += pinctrl-iproc-gpio.o obj-$(CONFIG_PINCTRL_CYGNUS_MUX) += pinctrl-cygnus-mux.o +obj-$(CONFIG_PINCTRL_NS) += pinctrl-ns.o obj-$(CONFIG_PINCTRL_NSP_GPIO) += pinctrl-nsp-gpio.o obj-$(CONFIG_PINCTRL_NS2_MUX) += pinctrl-ns2-mux.o obj-$(CONFIG_PINCTRL_NSP_MUX) += pinctrl-nsp-mux.o diff --git a/drivers/pinctrl/bcm/pinctrl-ns.c b/drivers/pinctrl/bcm/pinctrl-ns.c new file mode 100644 index 000000000000..5bd9f581850e --- /dev/null +++ b/drivers/pinctrl/bcm/pinctrl-ns.c @@ -0,0 +1,262 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2018 Rafał Miłecki + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct ns_pinctrl { + struct pinctrl_dev *pctldev; + struct device *dev; + void __iomem *base; +}; + +/* + * Pins + */ + +static const struct pinctrl_pin_desc ns_pinctrl_pins[] = { + { 0, "spi_clk" }, + { 1, "spi_ss" }, + { 2, "spi_mosi" }, + { 3, "spi_miso" }, + { 4, "i2c_scl" }, + { 5, "i2c_sda" }, + { 6, "mdc" }, + { 7, "mdio" }, + { 8, "pwm0" }, + { 9, "pwm1" }, + { 10, "pwm2" }, + { 11, "pwm3" }, + { 12, "uart1_rx" }, + { 13, "uart1_tx" }, + { 14, "uart1_cts" }, + { 15, "uart1_rts" }, +}; + +/* + * Groups + */ + +struct ns_pinctrl_group { + const char *name; + const unsigned int *pins; + const unsigned int num_pins; +}; + +static const unsigned int spi_pins[] = { 0, 1, 2, 3 }; +static const unsigned int i2c_pins[] = { 4, 5 }; +static const unsigned int mdio_pins[] = { 6, 7 }; +static const unsigned int pwm0_pins[] = { 8 }; +static const unsigned int pwm1_pins[] = { 9 }; +static const unsigned int pwm2_pins[] = { 10 }; +static const unsigned int pwm3_pins[] = { 11 }; +static const unsigned int uart1_pins[] = { 12, 13, 14, 15 }; + +#define NS_GROUP(_name, _pins) \ +{ \ + .name = _name, \ + .pins = _pins, \ + .num_pins = ARRAY_SIZE(_pins), \ +} + +static const struct ns_pinctrl_group ns_pinctrl_groups[] = { + NS_GROUP("spi_grp", spi_pins), + NS_GROUP("i2c_grp", i2c_pins), + NS_GROUP("mdio_grp", mdio_pins), + NS_GROUP("pwm0_grp", pwm0_pins), + NS_GROUP("pwm1_grp", pwm1_pins), + NS_GROUP("pwm2_grp", pwm2_pins), + NS_GROUP("pwm3_grp", pwm3_pins), + NS_GROUP("uart1_grp", uart1_pins), +}; + +/* + * Functions + */ + +struct ns_pinctrl_function { + const char *name; + const char * const *groups; + const unsigned int num_groups; +}; + +static const char * const spi_groups[] = { "spi_grp" }; +static const char * const i2c_groups[] = { "i2c_grp" }; +static const char * const mdio_groups[] = { "mdio_grp" }; +static const char * const pwm_groups[] = { "pwm0_grp", "pwm1_grp", "pwm2_grp", + "pwm3_grp" }; +static const char * const uart1_groups[] = { "uart1_grp" }; + +#define NS_FUNCTION(_name, _groups) \ +{ \ + .name = _name, \ + .groups = _groups, \ + .num_groups = ARRAY_SIZE(_groups), \ +} + +static const struct ns_pinctrl_function ns_pinctrl_functions[] = { + NS_FUNCTION("spi", spi_groups), + NS_FUNCTION("i2c", i2c_groups), + NS_FUNCTION("mdio", mdio_groups), + NS_FUNCTION("pwm", pwm_groups), + NS_FUNCTION("uart1", uart1_groups), +}; + +/* + * Groups code + */ + +static int ns_pinctrl_get_groups_count(struct pinctrl_dev *pctrl_dev) +{ + return ARRAY_SIZE(ns_pinctrl_groups); +} + +static const char *ns_pinctrl_get_group_name(struct pinctrl_dev *pctrl_dev, + unsigned int selector) +{ + return ns_pinctrl_groups[selector].name; +} + +static int ns_pinctrl_get_group_pins(struct pinctrl_dev *pctrl_dev, + unsigned int selector, + const unsigned int **pins, + unsigned int *num_pins) +{ + *pins = ns_pinctrl_groups[selector].pins; + *num_pins = ns_pinctrl_groups[selector].num_pins; + + return 0; +} + +static const struct pinctrl_ops ns_pinctrl_ops = { + .get_groups_count = ns_pinctrl_get_groups_count, + .get_group_name = ns_pinctrl_get_group_name, + .get_group_pins = ns_pinctrl_get_group_pins, + .dt_node_to_map = pinconf_generic_dt_node_to_map_group, + .dt_free_map = pinconf_generic_dt_free_map, +}; + +/* + * Functions code + */ + +static int ns_pinctrl_get_functions_count(struct pinctrl_dev *pctrl_dev) +{ + return ARRAY_SIZE(ns_pinctrl_functions); +} + +static const char *ns_pinctrl_get_function_name(struct pinctrl_dev *pctrl_dev, + unsigned int selector) +{ + return ns_pinctrl_functions[selector].name; +} + +static int ns_pinctrl_get_function_groups(struct pinctrl_dev *pctrl_dev, + unsigned int selector, + const char * const **groups, + unsigned * const num_groups) +{ + *groups = ns_pinctrl_functions[selector].groups; + *num_groups = ns_pinctrl_functions[selector].num_groups; + + return 0; +} + +static int ns_pinctrl_set_mux(struct pinctrl_dev *pctrl_dev, + unsigned int func_select, + unsigned int grp_select) +{ + struct ns_pinctrl *ns_pinctrl = pinctrl_dev_get_drvdata(pctrl_dev); + u32 unset = 0; + u32 tmp; + int i; + + for (i = 0; i < ns_pinctrl_groups[grp_select].num_pins; i++) { + int pin_number = ns_pinctrl_groups[grp_select].pins[i]; + + unset |= BIT(pin_number); + } + + tmp = readl(ns_pinctrl->base); + tmp &= ~unset; + writel(tmp, ns_pinctrl->base); + + return 0; +} + +static const struct pinmux_ops ns_pinctrl_pmxops = { + .get_functions_count = ns_pinctrl_get_functions_count, + .get_function_name = ns_pinctrl_get_function_name, + .get_function_groups = ns_pinctrl_get_function_groups, + .set_mux = ns_pinctrl_set_mux, +}; + +/* + * Controller code + */ + +static struct pinctrl_desc ns_pinctrl_desc = { + .name = "pinctrl-ns", + .pins = ns_pinctrl_pins, + .npins = ARRAY_SIZE(ns_pinctrl_pins), + .pctlops = &ns_pinctrl_ops, + .pmxops = &ns_pinctrl_pmxops, +}; + +static int ns_pinctrl_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct ns_pinctrl *ns_pinctrl; + struct resource *res; + + ns_pinctrl = devm_kzalloc(dev, sizeof(*ns_pinctrl), GFP_KERNEL); + if (!ns_pinctrl) + return -ENOMEM; + ns_pinctrl->dev = dev; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, + "cru_gpio_control"); + ns_pinctrl->base = devm_ioremap_resource(dev, res); + if (IS_ERR(ns_pinctrl->base)) { + dev_err(dev, "Failed to map pinctrl regs\n"); + return PTR_ERR(ns_pinctrl->base); + } + + platform_set_drvdata(pdev, ns_pinctrl); + + ns_pinctrl->pctldev = devm_pinctrl_register(dev, &ns_pinctrl_desc, + ns_pinctrl); + if (IS_ERR(ns_pinctrl->pctldev)) { + dev_err(dev, "Failed to register pinctrl\n"); + return PTR_ERR(ns_pinctrl->pctldev); + } + + return 0; +} + +static const struct of_device_id ns_pinctrl_of_match_table[] = { + { .compatible = "brcm,ns-pinmux" }, + { } +}; + +static struct platform_driver ns_pinctrl_driver = { + .probe = ns_pinctrl_probe, + .driver = { + .name = "ns-pinmux", + .of_match_table = ns_pinctrl_of_match_table, + }, +}; + +module_platform_driver(ns_pinctrl_driver); + +MODULE_AUTHOR("Rafał Miłecki"); +MODULE_LICENSE("GPL v2");