From patchwork Sun Nov 20 17:37:25 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Robinson X-Patchwork-Id: 697062 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3tMJpR3TCSz9t0J for ; Mon, 21 Nov 2016 04:37:34 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="r5iiCn1A"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753032AbcKTRhc (ORCPT ); Sun, 20 Nov 2016 12:37:32 -0500 Received: from mail-wm0-f66.google.com ([74.125.82.66]:34875 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751613AbcKTRhb (ORCPT ); Sun, 20 Nov 2016 12:37:31 -0500 Received: by mail-wm0-f66.google.com with SMTP id a20so20633252wme.2 for ; Sun, 20 Nov 2016 09:37:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id; bh=MSGsDZNHStC8w6cJSxD19LVzrdvz0fp6NA/UkxlgJHs=; b=r5iiCn1AtCsiK6jd5xHX6jhTn31D517762HRnEQgbd8eOWQbhQIHtxQbLF4flK7ykZ HSQ9034kSbjVWT1y5iK7PCtxbulDdsKpDm+eLkR2D+IMBIYXjP/2JqEk0T/ZoOob0RfM 4gSrjZ9MUSAieFLCe7PxlN+nDfwT6+PIL7C8DW9Sd0yL73DhR5Zl9xks+qTMNL38Z3UK zHJtq7621pH/AMsg9JhIG8JavPgZnx2bWrnnti8ZF4rYzLY3HnR0pVXQgbpjid5pYJ+y 5mCRatvqZHBM3Ed9qn1CLD5vCjQOtXUzoEng8m7DaQOPHn3PLIXRR5pNJUCW1JglL4lP Fu7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=MSGsDZNHStC8w6cJSxD19LVzrdvz0fp6NA/UkxlgJHs=; b=QY8MaQgNGofDppxuAHLfgPHbP9emQsVEh9bu6dZRHR7FxDF2JgOFLEKSV/QHN+Yau+ 1fp4zpEa174I9ZVSdpN6FmAXySAz3O+/Mp0+MOWQqi6EZmG44L1xCJPk4tvM9AGklMjq 8WV5/HzHGog4zip0Fcct8VdclOlD677zHUyWrZ8C6FdiGRZ3npTYXL/t2Cg9JHjhboVd C913AkPDcZ0m+Stqr2gVRD147p/yBHQbxirzjiL1UYG1HGp4m8qpXhV/FfJTSQg6xUGZ hHLTu0eMKBgaJprFPPrN+zGp1ioJeM04W4aqfYv+rjGHDobWrgfZGuyHJWnjGPUwo0cr VPpg== X-Gm-Message-State: AKaTC01VxPxrrbXYWhUGC6VSS8bocND9AvwX1e6Digzwbe4YAgjum4Q+dQgu+7g2luP/wA== X-Received: by 10.28.66.7 with SMTP id p7mr10183092wma.64.1479663450098; Sun, 20 Nov 2016 09:37:30 -0800 (PST) Received: from neo.roving-it.com (f.2.f.a.a.8.e.f.f.f.5.c.0.e.e.5.1.8.6.2.1.1.b.f.0.b.8.0.1.0.0.2.ip6.arpa. [2001:8b0:fb11:2681:5ee0:c5ff:fe8a:af2f]) by smtp.googlemail.com with ESMTPSA id f67sm14901287wmd.13.2016.11.20.09.37.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 20 Nov 2016 09:37:29 -0800 (PST) From: Peter Robinson To: Linus Walleij , Alexandre Courbot , linux-gpio@vger.kernel.org Cc: Peter Robinson Subject: [PATCH v2] gpio: x86: update config dependencies for x86 specific hardware Date: Sun, 20 Nov 2016 17:37:25 +0000 Message-Id: <20161120173725.32658-1-pbrobinson@gmail.com> X-Mailer: git-send-email 2.9.3 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org The devices here are specific to x86 so lets depend on x86. Signed-off-by: Peter Robinson --- drivers/gpio/Kconfig | 13 ++++++++----- 1 file changed, 8 insertions(+), 5 deletions(-) v1->v2: - As suggested by Linus add COMPILE_TEST diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index d011cb8..2b16264 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -455,7 +455,7 @@ config GPIO_VR41XX config GPIO_VX855 tristate "VIA VX855/VX875 GPIO" - depends on PCI + depends on (X86 || COMPILE_TEST) && PCI select MFD_CORE select MFD_VX855 help @@ -607,7 +607,7 @@ config GPIO_IT87 config GPIO_SCH tristate "Intel SCH/TunnelCreek/Centerton/Quark X1000 GPIO" - depends on PCI + depends on (X86 || COMPILE_TEST) && PCI select MFD_CORE select LPC_SCH help @@ -826,7 +826,7 @@ config GPIO_ARIZONA config GPIO_CRYSTAL_COVE tristate "GPIO support for Crystal Cove PMIC" - depends on INTEL_SOC_PMIC + depends on (X86 || COMPILE_TEST) && INTEL_SOC_PMIC select GPIOLIB_IRQCHIP help Support for GPIO pins on Crystal Cove PMIC. @@ -839,6 +839,7 @@ config GPIO_CRYSTAL_COVE config GPIO_CS5535 tristate "AMD CS5535/CS5536 GPIO support" + depends on X86 || MIPS || COMPILE_TEST depends on MFD_CS5535 help The AMD CS5535 and CS5536 southbridges support 28 GPIO pins that @@ -931,7 +932,7 @@ config GPIO_MAX77620 config GPIO_MSIC bool "Intel MSIC mixed signal gpio support" - depends on MFD_INTEL_MSIC + depends on (X86 || COMPILE_TEST) && MFD_INTEL_MSIC help Enable support for GPIO on intel MSIC controllers found in intel MID devices @@ -1032,7 +1033,7 @@ config GPIO_UCB1400 config GPIO_WHISKEY_COVE tristate "GPIO support for Whiskey Cove PMIC" - depends on INTEL_SOC_PMIC + depends on (X86 || COMPILE_TEST) && INTEL_SOC_PMIC select GPIOLIB_IRQCHIP help Support for GPIO pins on Whiskey Cove PMIC. @@ -1071,6 +1072,7 @@ menu "PCI GPIO expanders" config GPIO_AMD8111 tristate "AMD 8111 GPIO driver" + depends on X86 || COMPILE_TEST help The AMD 8111 south bridge contains 32 GPIO pins which can be used. @@ -1112,6 +1114,7 @@ config GPIO_MERRIFIELD config GPIO_ML_IOH tristate "OKI SEMICONDUCTOR ML7213 IOH GPIO support" + depends on X86 || COMPILE_TEST select GENERIC_IRQ_CHIP help ML7213 is companion chip for Intel Atom E6xx series.