Message ID | 20240625043525.279711-1-manikandan.m@microchip.com |
---|---|
Headers | show
Return-Path: <linux-gpio+bounces-7664-incoming=patchwork.ozlabs.org@vger.kernel.org> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=microchip.com header.i=@microchip.com header.a=rsa-sha256 header.s=mchp header.b=RoZjOQrC; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:4601:e00::3; helo=am.mirrors.kernel.org; envelope-from=linux-gpio+bounces-7664-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4W7X8B0hMSz1ydW for <incoming@patchwork.ozlabs.org>; Tue, 25 Jun 2024 14:35:54 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 0A61D1F21A62 for <incoming@patchwork.ozlabs.org>; Tue, 25 Jun 2024 04:35:51 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4D52313C691; Tue, 25 Jun 2024 04:35:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="RoZjOQrC" X-Original-To: linux-gpio@vger.kernel.org Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6155D21A0C; Tue, 25 Jun 2024 04:35:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290144; cv=none; b=f2IkXrNYWh7qtBb6UeQ1UoSusZ/JD8YuPc9RxeCIcpRkuCtnIBAm9XhpkW2fUIPQRaI1H+nn1y2zgjaMD9jOxhS8MsyW6G1kQUBmprqB+3xEe/StsTmyNnDj5tNqI+slybtHHmwfsCGcoqJABkzvtAWznMdy2tlR2DLvDiq+/H0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290144; c=relaxed/simple; bh=8Y7d6sHBbzxwKJt+k76Jh4Ttm28v+pz4136Pz8yErI8=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=Cp/WvDXnm20eK9xO9CEw2eLdnCEVDr3KzoBLzRe2vhzRwGCRTIspHdujGGB4bXKN3MWZV0erB6eziCrL5F16YTa2NttG4eRSZKTqzCzXd05/eqdMpOkmuHuysl9F7X7pvyenEDv3H9NaTp6SVhxo23wM/raAKh3+tO6ukciRX/4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=RoZjOQrC; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1719290142; x=1750826142; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=8Y7d6sHBbzxwKJt+k76Jh4Ttm28v+pz4136Pz8yErI8=; b=RoZjOQrCKdhSrXZgbHQYjPvvDmosvvaVkE4MMhLpedd4RqIRBEobhVt7 nJIW7fZQH3n0/O5JuwJeEwcIifp9dRXMv74+YUj2nxxT5YiK8kMz8djbl tSMBpLMGwhrWBx5ArulnrUBMi/nFnRc6A/323TqG05Yb5c3YstAV+Ja1l VBPLPKzprQZRTMx9RZ6K87t5Utd2ImurVeb87F9Ia/gX2bGkWblSHLGvU S6KYdpzX6kU48uMH9hQ5AjuPukfmGnCNSqBNYy8YTtyhRkJphf/zup16X tEFNvAMVim40F03XaWFGDC1LJ3RBB3IEQ2v7RvUIS4qfAts65c7MMLjV2 A==; X-CSE-ConnectionGUID: ycDQqlNeQn6TW5mMuCU+LA== X-CSE-MsgGUID: zOt8NC73Rfq9wcfBunbWrQ== X-IronPort-AV: E=Sophos;i="6.08,263,1712646000"; d="scan'208";a="259328199" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jun 2024 21:35:41 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 24 Jun 2024 21:35:29 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 24 Jun 2024 21:35:22 -0700 From: Manikandan Muralidharan <manikandan.m@microchip.com> To: <linus.walleij@linaro.org>, <brgl@bgdev.pl>, <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@tuxon.dev>, <arnd@arndb.de>, <durai.manickamkr@microchip.com>, <linux-gpio@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> CC: <manikandan.m@microchip.com> Subject: [PATCH v2 0/5] Convert Atmel PIO3 Pinctrl and GPIO bindings to yaml Date: Tue, 25 Jun 2024 10:05:20 +0530 Message-ID: <20240625043525.279711-1-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: <linux-gpio.vger.kernel.org> List-Subscribe: <mailto:linux-gpio+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-gpio+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain |
Series |
Convert Atmel PIO3 Pinctrl and GPIO bindings to yaml
|
expand
|
Hi Manikandan, thanks for working on AT91! On Tue, Jun 25, 2024 at 6:35 AM Manikandan Muralidharan <manikandan.m@microchip.com> wrote: > This patch series cleans-up the compatible property of PIO3 Pinctrl > and GPIO bank nodes in DT and includes the text to yaml conversion of > Atmel PIO3 Pinctrl and GPIO bindings. The patches: Acked-by: Linus Walleij <linus.walleij@linaro.org> I assume it will be merged through the SoC tree. Yours, Linus Walleij