From patchwork Tue Nov 5 00:29:43 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Victor Do Nascimento X-Patchwork-Id: 2006587 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=LcTbWz/O; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=LcTbWz/O; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Xj8Pw30L9z1xxb for ; Tue, 5 Nov 2024 11:30:44 +1100 (AEDT) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 6BFEC385783B for ; Tue, 5 Nov 2024 00:30:42 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on20604.outbound.protection.outlook.com [IPv6:2a01:111:f403:2608::604]) by sourceware.org (Postfix) with ESMTPS id E28D33857B91 for ; Tue, 5 Nov 2024 00:30:04 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org E28D33857B91 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org E28D33857B91 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:2608::604 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1730766609; cv=pass; b=SGoPbWMSUxFBkAZjaiJCC7hMBfULM6cD9aH8JwtAs/wh9jfIIIjNpy/SKtOBLDE+qKjrinU3N82PRaDPYOkJ/X4kTevuRPCjsqoTCfQtDMjB8oGHlrjcl33vkNTferNxXJQF5KPjyZUhmbCIDXBI2fH7sfYpnTQPYnrsxTF/4+U= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1730766609; c=relaxed/simple; bh=NQlANE9M3bnLlLyG7Z0fh9Ke4HvBewyLy1QY9EvPO68=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Message-ID:Date: MIME-Version; b=RbEfoZHH3Etqd45QDISgM9O6oAbBmm/zzsUImqLNKy1gQGQCuGMdpXlT57tTn8Ut2BO2z0+gxqbo/JyfrxVJv8CV3J0uHWTMP88WMYFwLb+stGjLHeJuDWile2qCAr1VJ7lwzYkrKHhdgDlDWWcga29ScoUag8dL+PByrN6XCnY= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=fAePuhniL02iBG2Tdi3tNx7mRkWznyTBSNtdHDtqUTysvlWX8Rf8RZojKn3DEUl8X6jChs1cviIGCEQi/N0ZXuQxGocwmns7zGTsAw9BNxhwMYD5ukJV1W6MfOYnCwbw88ptk0HjRWHA08fXuK3BJDsoXppHWrOEBbjSRb1Kay0cwyWtQv3WkJtrPYYVDN/5lTt+XHQKfoFXgcA2C2XiuZJ25B6xvZ3VYvNi1BswhGTDnQsEo9BV0OcvhuIP5dbk9POvB2LdXXX7FFTNWsSRORsL58cq15nb2scIuKzZxWpsc6W4vDt+4UYSxNwbNUWS1+Oy8NO/+WExV5rcmMOM6A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/k664C4iNjqn3v4TYCkEIEGzCy8+SoJnnqT5w99g9MQ=; b=s7A+2/hxPMEaU9089ESNWe64mEW+i1C1bHhDEHImhYdsa/66vkf/8m0YPFqrBMcId31CTO6T5pJwiGgOs/LuHastKC030KGF98dXie19B/cAfYngqKIb2rH9WuGyFuAPKC3y/CMmZJTAEIFr5dUrQPoXNRwXRamXLNqz3M3KSLMo3KQaJxhzbOmCY+VGKAIilwxLH+0OMeR/Sq93mB3VSIDM39mJYLLNsYORlANRMj7qXH1VAJmvgfBgCdKKSgbmM3TG6VCqhasLeZS8sH0CvwmW18FgeOGAOM+/+o73+blnq/umZbV9Zj5+Lycn9uIytuuEG5F8yITr/wePvaBhUA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/k664C4iNjqn3v4TYCkEIEGzCy8+SoJnnqT5w99g9MQ=; b=LcTbWz/Od3XfAprVnYeELLNZY1/xB8uaFO589QrDFi84qpyMRewo/07C4EglxQlR3TevTOhnaOuXIMSp5E05RgJbJyAGWxQiPAuEVR00Fieq/d4ScRTQxwk7o+FdKl2xs+LoGMYD6lYscxjiXRRs8v+pY4BKYjgt38t4Qjyw0yQ= Received: from AS8PR04CA0005.eurprd04.prod.outlook.com (2603:10a6:20b:310::10) by AS2PR08MB9497.eurprd08.prod.outlook.com (2603:10a6:20b:60f::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.30; Tue, 5 Nov 2024 00:29:57 +0000 Received: from AMS0EPF000001B5.eurprd05.prod.outlook.com (2603:10a6:20b:310:cafe::4e) by AS8PR04CA0005.outlook.office365.com (2603:10a6:20b:310::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.30 via Frontend Transport; Tue, 5 Nov 2024 00:29:57 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF000001B5.mail.protection.outlook.com (10.167.16.169) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8137.17 via Frontend Transport; Tue, 5 Nov 2024 00:29:57 +0000 Received: ("Tessian outbound 4a86a9c66651:v490"); Tue, 05 Nov 2024 00:29:56 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 9c69e9bfe857ee13 X-TessianGatewayMetadata: SMlqdioheEbaiz+R1gKHe7OGvQsNxPNDauY4ov9ImsyXaOSnHMvCKIu/TYCfOjgtni/k1C+LbnMXZuG3XgyVC3wGTEIU28S2+3+HVXspaPgcAtCVNO9PEZr79JFX5aV/6AgJWyc7kdnidiL6wHAsjg== X-CR-MTA-TID: 64aa7808 Received: from L384b1a50cc55.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id EA776316-184E-48D8-B5D9-0EFAE14E5EBF.1; Tue, 05 Nov 2024 00:29:50 +0000 Received: from EUR03-DBA-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L384b1a50cc55.1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 05 Nov 2024 00:29:50 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=FHh0slSNevJP0mtiI1jpNBkt00i5B8MaOhGYXBnBHLEkbI0xRd+nsiOUg1i/zbMjZbtaJik89RA94l2TWpDhxHhIRrpm/4lA9Lwg5SV7hMEnk9N/Q32xnkBqk1zSGU3HyYBMi760OfupyOHZ3IAmHgPd2DUXUVh8ihXtvjRkj+BKm+4ettw63b0nSotdUz9X4tGhNLuhaNkIq6j/R5GqKTqalnVSCPPKb1EKG+L5pG9EdEo41I6rfB2YG74hMFTUY5kY19IlfXEivqs8zm/4RQZrz/sRYRHacQDOgNVdd4B+B6Nlzkbl+Ji0HWdeij+N27VG4dGiPfUHF9r1IbCIbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/k664C4iNjqn3v4TYCkEIEGzCy8+SoJnnqT5w99g9MQ=; b=UBLnDVfH0ERIWkELm9lxzTskCESHiHrAfAYkn/Ek3IJS4Fq7QUPxrlT7pFScOgFW38pZJ1QsDGMsUG2cW71vIuik6eu51uIDQVFZu08v1e5lAsL/zda5VDOiAMzUEzaYeSslI2gn5uWmyaTHKhcX3u7qUXDLuY9k1riSEbNX7fLkuqJhD0qjljcjyNoCMlOQb7FnrYan1d9uEHK4TQy9awesktBTXuMQPz8J7NXh5mK17+R1YNfvm0uPg4tnmCQk7uxiy8ZC2re6b+cgexThMece0kgrsfpEvF3Vw7UwwJ5XINp6ekIcuUbPircvmLy1tRR6eEzRHW1O0vqgDtcGlA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=suse.de smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/k664C4iNjqn3v4TYCkEIEGzCy8+SoJnnqT5w99g9MQ=; b=LcTbWz/Od3XfAprVnYeELLNZY1/xB8uaFO589QrDFi84qpyMRewo/07C4EglxQlR3TevTOhnaOuXIMSp5E05RgJbJyAGWxQiPAuEVR00Fieq/d4ScRTQxwk7o+FdKl2xs+LoGMYD6lYscxjiXRRs8v+pY4BKYjgt38t4Qjyw0yQ= Received: from AS9PR05CA0007.eurprd05.prod.outlook.com (2603:10a6:20b:488::27) by AS8PR08MB6119.eurprd08.prod.outlook.com (2603:10a6:20b:290::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.30; Tue, 5 Nov 2024 00:29:47 +0000 Received: from AM4PEPF00025F96.EURPRD83.prod.outlook.com (2603:10a6:20b:488:cafe::c4) by AS9PR05CA0007.outlook.office365.com (2603:10a6:20b:488::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.30 via Frontend Transport; Tue, 5 Nov 2024 00:29:47 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM4PEPF00025F96.mail.protection.outlook.com (10.167.16.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.8158.0 via Frontend Transport; Tue, 5 Nov 2024 00:29:47 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 5 Nov 2024 00:29:45 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 5 Nov 2024 00:29:45 +0000 Received: from e133397 (10.57.66.241) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39 via Frontend Transport; Tue, 5 Nov 2024 00:29:45 +0000 From: Victor Do Nascimento To: CC: , , Subject: [PATCH v2 3/4] aarch64: Add SVE support for simd clones [PR 96342] In-Reply-To: (Victor Do Nascimento's message of "Tue, 5 Nov 2024 00:05:44 +0000") Message-ID: References: Date: Tue, 5 Nov 2024 00:29:43 +0000 User-Agent: Gnus/5.13 (Gnus v5.13) MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM4PEPF00025F96:EE_|AS8PR08MB6119:EE_|AMS0EPF000001B5:EE_|AS2PR08MB9497:EE_ X-MS-Office365-Filtering-Correlation-Id: ae860f90-3c71-4e5f-12ce-08dcfd30f9dc x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|376014|1800799024|36860700013|82310400026; X-Microsoft-Antispam-Message-Info-Original: I2PS6dUoVJWNsCiX9KJDIC2t3cBz22melcuoIFSjvMmlwpE7myL65H65AzYfAizCsMmzXM3MkPE56ciJqzJ4v+gWM3B0AHk/etKOwZeYgAQE4J7nhNrWb2ZrPcFxErpAlRA0zdzZn+ELX+h3J6Uhp5tLbtzbMwQ9oSwWeusHExWgueDSLwXd1Ct0IcSzp37NOsDxf6OsUt+rfGiy9aXvjIKtz74KeJCj3K8Fm2Enwq82Yc+zhgixDI2Zq4qfcmQ78Te5VFMmTnNnYr9FlKWQUQO2v5RP5ScOml446YOZ4EshQ16GIohJaMsnV+aYleL39G0aKkxHe5VF9Viq2CzhLPcoLK8/BwAZ0vbx6SZ3adBDrTimebgataiIvIyn/XGlSjC788cWU/fRE/p+HEUmrHabbtmL9DFa4suyaLPwjV7JG6dL9uUeIl8kgrxqDiqK+lqwiW1Ca/msyvRPFQCJeJOpsDwsxrFFojvyuC/Hw8Dmay1DStTz/0LTkxFNkupqEJNzNV9jOC97tjiQGN3ZfZwE4m5xgfaPJ/jk9YZ+kOV1Oi72XjO6awlDfFM3OLClMTGc1km+KnYYfmJkCf3AUSKAhwz/gcAf55ANNpVzuNNbisTgRoE7GMp+Hf349/5OLWnP59XdMdd0MWpBf511cbjJJvWfYUs1nMxbHlWjKCngMqjwcsDjAjoCIBTwJjSn5NOBpWqQx7/dAD/2B2pbL+rfkppMWwZwkN/xV9uKV9YDFHFO+PF+yALbiEubgrr6UXHy0jf4vNRFljo2d/vr5ZJoD+Tp8lbv7nyKzAy5LTyW+3nxix84a5za6LwWOxLCIyOw+ULrSTmJDtRT5cxRkwVftpqDcMxIysQbcDauAaI5RcjW51bZiTyW1zzaeBbSUb3WqVF65otHjsiJNPOVaa5YtxntNu0KXysBSL6dRirU9o6l/V+hhw9+rC5UHsCqCdkHOTtBLfX1gIpDY+QhsEtCWnBk//cYefrBamkf0yrXKH8duygMot5ot0+cSUg7n82gFtbmSc1G9Xos/9uC+3n0kNAtG6m7Bjx5fX27J6jc0tvwY9Yny/WQSo08GalIU6+SXBEo74JcRecZP475annqfBpfG7ilrv467dDtx/BlSrBUuJ224MKWM/vHgY2se7mVq5zAWtdHSXA3yyA6Q2XRTRjWt+8LLHJc3WSImsaMtwtGgwY/2CAyI4PsVRsRjvDDcKH789Mqg8KDsoCQ7QpkF6uNfPMVhb/5tlKWaGPaxP3lmJ3KO6JT74xzgezikTx48NDNtyzliWsg0A2oY0Ls3lxWXasdaluw0DV4ptc2HMOr4086WnQpQj3d9dWUvvpNG509swhH9ltxV8Sj1IS0JLwhieB8fXI38PSp2M0= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(1800799024)(36860700013)(82310400026); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB6119 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:20b:488::27]; domain=AS9PR05CA0007.eurprd05.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF000001B5.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 3e1c230c-6682-46c9-595e-08dcfd30f41e X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|36860700013|376014|35042699022|14060799003|82310400026; X-Microsoft-Antispam-Message-Info: LtcQHUugKml/rUSC/91m9hhtb13gRnqI2kQlEiOXD1J7xYAhY5IM8wt2atfMoKI/cLgM3vIhW1qktUflGq20qTN/Vsm3mfmEOAexI1pQCX93WuIOh9XHSv44estxw+jCBaTYjaOQHdtsQruwUv4qnoE70cbaXgce4Z6WV7uL7yhCmln31JtMnTk3PNuxVl8D+ohR0JtU9HOO8DI5L2M9vobPQPMbo4kSNiXBhI5ZQHP1Nzx+Qbjl7hJwickiMX6czhcF/Yusnaxzy4YgyrJSGLQaKqlDz1/ttayYTl4Ufafi6UhHRipJUFG3/YWn2NACyq0V9mswIwBHyNKgXhEfVm5u839P33BVsNUTiZnIKxD1duL7aFGPVgDOyZBCHmnpis/QtOiYHDMsUb1E4k98UCo6NjGZzs3Ph7cIvglK9N+2appJ/CRcyNy9FOWyjgaclGAV7MNhTOfW97W55nEWjRW29vxN9beb4QmcoAychLwkBIOElzNC5fFI66oawUrsLKTKv+IynpuPLe5qNoW/7F5rEjsaYnawFCr12fXKd0E38wEFj80jHAfNXkCcba/Tb0M+z4knknxgTXEAFasctNnFM0rn4tK+ZN4NL7xTsvg3ny8JupbIUs8rHuCE0ybaMe+ft8C5WvNQKZ5krua8rze9Tw+c9BIRXNhRKEDVsdKQONTplTi2Za2TRG/7AwwnoJjaogJZMlQzcsE55TqaWvAooA24WGqeFeIel4Fz4ADkLbQWuiez6P0Y8phbnUSwQdgTc/jifpiKC7zmnEvhnnCuzfZkbfczDJcr5+zL9LfQOyXtQWtS4LPwPxSy3NyOeXwxmFm6PqJzzvuPnuW/1FQLjPwacHCrPtkI0RrCbpSc3VWFcUTogP7tQsTTMSZRv6ehbNJAH2+Bp5sRNh6bYYUwPyknktXrCTZiQgdo0H0XNNPe63u5xXniPLXET52odv8AVQwvqpMYZbMcsnFr8QJYwxAf20SWiiKIVzaJiuvK6LAcWSLCcxNiAyRn+LEw0evl//48WrmZgixm5QWcwEfTFiIS+0jf8RbtysKdvslF17E7tejBNKvcs+eKat01BY0F9dR48KoEgRyEQEme8UkyOzdPXXv/TuKF6vdddt9kunRZ7A7EPblkp8LBuYT3oohOHAoiXDSRXTnyhE1EJM/erGuNnNNFh/MoTfKMjM/6+BIGAVcc+MFcS3bMq6VYkJlbuMdxy3iceON6Fke/SnREKHVHkX0D6kU7iZ+PobsNtFCpaHfiFkCYS/50VEKbTae5GDAAwJj/ZE4TkzNe3fQDG4Ol6GjWeKIHD85UTF+xgrjHefDxoiennulvU06XPre8/LzEB4iXJdSjeQ599WUVPtt0aVzWL6rlKuin2Rc= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230040)(1800799024)(36860700013)(376014)(35042699022)(14060799003)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Nov 2024 00:29:57.1349 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ae860f90-3c71-4e5f-12ce-08dcfd30f9dc X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001B5.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9497 X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org This patch finalizes adding support for the generation of SVE simd clones when no simdlen is provided, following the ABI rules where the widest data type determines the minimum amount of elements in a length agnostic vector. gcc/ChangeLog: * config/aarch64/aarch64-protos.h (add_sve_type_attribute): Declare. * config/aarch64/aarch64-sve-builtins.cc (add_sve_type_attribute): Make visibility global and support use for non_acle types. * config/aarch64/aarch64.cc (aarch64_simd_clone_compute_vecsize_and_simdlen): Create VLA simd clone when no simdlen is provided, according to ABI rules. (simd_clone_adjust_sve_vector_type): New helper function. (aarch64_simd_clone_adjust): Add '+sve' attribute to SVE simd clones and modify types to use SVE types. * omp-simd-clone.cc (simd_clone_mangle): Print 'x' for VLA simdlen. (simd_clone_adjust): Adapt safelen check to be compatible with VLA simdlen. gcc/testsuite/ChangeLog: * gcc.target/aarch64/declare-simd-2.c: Add SVE clone scan. * gcc.target/aarch64/vect-simd-clone-1.c: New test. --- gcc/config/aarch64/aarch64-protos.h | 2 + gcc/config/aarch64/aarch64-sve-builtins.cc | 6 +- gcc/config/aarch64/aarch64.cc | 181 +++++++++++++++--- gcc/omp-simd-clone.cc | 13 +- .../gcc.target/aarch64/declare-simd-2.c | 1 + .../gcc.target/aarch64/vect-simd-clone-1.c | 137 +++++++++++++ 6 files changed, 306 insertions(+), 34 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/vect-simd-clone-1.c diff --git a/gcc/config/aarch64/aarch64-protos.h b/gcc/config/aarch64/aarch64-protos.h index 9be64913091..9b97b5cad40 100644 --- a/gcc/config/aarch64/aarch64-protos.h +++ b/gcc/config/aarch64/aarch64-protos.h @@ -1039,6 +1039,8 @@ namespace aarch64_sve { #ifdef GCC_TARGET_H bool verify_type_context (location_t, type_context_kind, const_tree, bool); #endif + void add_sve_type_attribute (tree, unsigned int, unsigned int, + const char *, const char *); } extern void aarch64_split_combinev16qi (rtx operands[3]); diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc index ef14f8cd39d..bd6e61c028c 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins.cc +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc @@ -951,14 +951,16 @@ static GTY(()) hash_map *overload_names[2]; /* Record that TYPE is an ABI-defined SVE type that contains NUM_ZR SVE vectors and NUM_PR SVE predicates. MANGLED_NAME, if nonnull, is the ABI-defined mangling of the type. ACLE_NAME is the name of the type. */ -static void +void add_sve_type_attribute (tree type, unsigned int num_zr, unsigned int num_pr, const char *mangled_name, const char *acle_name) { tree mangled_name_tree = (mangled_name ? get_identifier (mangled_name) : NULL_TREE); + tree acle_name_tree + = (acle_name ? get_identifier (acle_name) : NULL_TREE); - tree value = tree_cons (NULL_TREE, get_identifier (acle_name), NULL_TREE); + tree value = tree_cons (NULL_TREE, acle_name_tree, NULL_TREE); value = tree_cons (NULL_TREE, mangled_name_tree, value); value = tree_cons (NULL_TREE, size_int (num_pr), value); value = tree_cons (NULL_TREE, size_int (num_zr), value); diff --git a/gcc/config/aarch64/aarch64.cc b/gcc/config/aarch64/aarch64.cc index 1e51d0e3604..324e7825b00 100644 --- a/gcc/config/aarch64/aarch64.cc +++ b/gcc/config/aarch64/aarch64.cc @@ -29022,7 +29022,7 @@ aarch64_simd_clone_compute_vecsize_and_simdlen (struct cgraph_node *node, int num, bool explicit_p) { tree t, ret_type; - unsigned int nds_elt_bits; + unsigned int nds_elt_bits, wds_elt_bits; unsigned HOST_WIDE_INT const_simdlen; if (!TARGET_SIMD) @@ -29067,10 +29067,14 @@ aarch64_simd_clone_compute_vecsize_and_simdlen (struct cgraph_node *node, if (TREE_CODE (ret_type) != VOID_TYPE) { nds_elt_bits = lane_size (SIMD_CLONE_ARG_TYPE_VECTOR, ret_type); + wds_elt_bits = nds_elt_bits; vec_elts.safe_push (std::make_pair (ret_type, nds_elt_bits)); } else - nds_elt_bits = POINTER_SIZE; + { + nds_elt_bits = POINTER_SIZE; + wds_elt_bits = 0; + } int i; tree type_arg_types = TYPE_ARG_TYPES (TREE_TYPE (node->decl)); @@ -29078,44 +29082,65 @@ aarch64_simd_clone_compute_vecsize_and_simdlen (struct cgraph_node *node, for (t = (decl_arg_p ? DECL_ARGUMENTS (node->decl) : type_arg_types), i = 0; t && t != void_list_node; t = TREE_CHAIN (t), i++) { - tree arg_type = decl_arg_p ? TREE_TYPE (t) : TREE_VALUE (t); + tree type = decl_arg_p ? TREE_TYPE (t) : TREE_VALUE (t); if (clonei->args[i].arg_type != SIMD_CLONE_ARG_TYPE_UNIFORM - && !supported_simd_type (arg_type)) + && !supported_simd_type (type)) { if (!explicit_p) ; - else if (COMPLEX_FLOAT_TYPE_P (ret_type)) + else if (COMPLEX_FLOAT_TYPE_P (type)) warning_at (DECL_SOURCE_LOCATION (node->decl), 0, "GCC does not currently support argument type %qT " - "for simd", arg_type); + "for simd", type); else warning_at (DECL_SOURCE_LOCATION (node->decl), 0, "unsupported argument type %qT for simd", - arg_type); + type); return 0; } - unsigned lane_bits = lane_size (clonei->args[i].arg_type, arg_type); + unsigned lane_bits = lane_size (clonei->args[i].arg_type, type); if (clonei->args[i].arg_type == SIMD_CLONE_ARG_TYPE_VECTOR) - vec_elts.safe_push (std::make_pair (arg_type, lane_bits)); + vec_elts.safe_push (std::make_pair (type, lane_bits)); if (nds_elt_bits > lane_bits) nds_elt_bits = lane_bits; + if (wds_elt_bits < lane_bits) + wds_elt_bits = lane_bits; } - clonei->vecsize_mangle = 'n'; + /* If we could not determine the WDS type from available parameters/return, + then fallback to using uintptr_t. */ + if (wds_elt_bits == 0) + wds_elt_bits = POINTER_SIZE; + clonei->mask_mode = VOIDmode; poly_uint64 simdlen; - auto_vec simdlens (2); + typedef struct + { + poly_uint64 len; + char mangle; + } aarch64_clone_info; + auto_vec clones (3); + /* Keep track of the possible simdlens the clones of this function can have, and check them later to see if we support them. */ if (known_eq (clonei->simdlen, 0U)) { simdlen = exact_div (poly_uint64 (64), nds_elt_bits); if (maybe_ne (simdlen, 1U)) - simdlens.safe_push (simdlen); - simdlens.safe_push (simdlen * 2); + clones.safe_push ({simdlen, 'n'}); + clones.safe_push ({simdlen * 2, 'n'}); + /* Only create a SVE simd clone if we aren't dealing with an unprototyped + function. + We have also disabled support for creating SVE simdclones for functions + with function bodies and any simdclones when -msve-vector-bits is used. + TODO: add support for these. */ + if (prototype_p (TREE_TYPE (node->decl)) + && !node->definition + && !aarch64_sve_vg.is_constant ()) + clones.safe_push ({exact_div (BITS_PER_SVE_VECTOR, wds_elt_bits), 's'}); } else - simdlens.safe_push (clonei->simdlen); + clones.safe_push ({clonei->simdlen, 'n'}); clonei->vecsize_int = 0; clonei->vecsize_float = 0; @@ -29129,11 +29154,12 @@ aarch64_simd_clone_compute_vecsize_and_simdlen (struct cgraph_node *node, simdclone would cause a vector type to be larger than 128-bits, and reject such a clone. */ unsigned j = 0; - while (j < simdlens.length ()) + while (j < clones.length ()) { bool remove_simdlen = false; for (auto elt : vec_elts) - if (known_gt (simdlens[j] * elt.second, 128U)) + if (clones[j].mangle == 'n' + && known_gt (clones[j].len * elt.second, 128U)) { /* Don't issue a warning for every simdclone when there is no specific simdlen clause. */ @@ -29141,18 +29167,17 @@ aarch64_simd_clone_compute_vecsize_and_simdlen (struct cgraph_node *node, warning_at (DECL_SOURCE_LOCATION (node->decl), 0, "GCC does not currently support simdlen %wd for " "type %qT", - constant_lower_bound (simdlens[j]), elt.first); + constant_lower_bound (clones[j].len), elt.first); remove_simdlen = true; break; } if (remove_simdlen) - simdlens.ordered_remove (j); + clones.ordered_remove (j); else j++; } - - int count = simdlens.length (); + int count = clones.length (); if (count == 0) { if (explicit_p && known_eq (clonei->simdlen, 0U)) @@ -29169,21 +29194,118 @@ aarch64_simd_clone_compute_vecsize_and_simdlen (struct cgraph_node *node, } gcc_assert (num < count); - clonei->simdlen = simdlens[num]; + clonei->simdlen = clones[num].len; + clonei->vecsize_mangle = clones[num].mangle; + /* SVE simdclones always have a Mask, so set inbranch to 1. */ + if (clonei->vecsize_mangle == 's') + clonei->inbranch = 1; return count; } -/* Implement TARGET_SIMD_CLONE_ADJUST. */ +/* Helper function to adjust a SVE vector type of a SVE simd clone. Returns a + SVE vector type based on the element type of the vector TYPE, with SIMDLEN + number of elements. If IS_MASK, returns a SVE mask type appropriate for use + with the SVE type it would otherwise return. */ + +static tree +simd_clone_adjust_sve_vector_type (tree type, bool is_mask, poly_uint64 simdlen) +{ + unsigned int num_zr = 0; + unsigned int num_pr = 0; + machine_mode vector_mode; + type = TREE_TYPE (type); + scalar_mode scalar_m = SCALAR_TYPE_MODE (type); + vector_mode = aarch64_sve_data_mode (scalar_m, simdlen).require (); + type = build_vector_type_for_mode (type, vector_mode); + if (is_mask) + { + type = truth_type_for (type); + num_pr = 1; + } + else + num_zr = 1; + /* We create new types here with the SVE type attribute instead of using ACLE + types as we need to support unpacked vectors which aren't available as + ACLE SVE types. */ + type = build_distinct_type_copy (type); + aarch64_sve::add_sve_type_attribute (type, num_zr, num_pr, NULL, NULL); + return type; +} + +/* Implement TARGET_SIMD_CLONE_ADJUST. */ static void aarch64_simd_clone_adjust (struct cgraph_node *node) { - /* Add aarch64_vector_pcs target attribute to SIMD clones so they - use the correct ABI. */ - tree t = TREE_TYPE (node->decl); - TYPE_ATTRIBUTES (t) = make_attribute ("aarch64_vector_pcs", "default", - TYPE_ATTRIBUTES (t)); + cl_target_option cur_target; + bool m_old_have_regs_of_mode[MAX_MACHINE_MODE]; + + if (node->simdclone->vecsize_mangle == 's') + { + /* This is additive and has no effect if SVE, or a superset thereof, is + already enabled. */ + tree target = build_string (strlen ("+sve") + 1, "+sve"); + if (!aarch64_option_valid_attribute_p (node->decl, NULL_TREE, target, 0)) + gcc_unreachable (); + cl_target_option_save (&cur_target, &global_options, &global_options_set); + tree new_target = DECL_FUNCTION_SPECIFIC_TARGET (node->decl); + cl_target_option_restore (&global_options, &global_options_set, + TREE_TARGET_OPTION (new_target)); + aarch64_override_options_internal (&global_options); + memcpy (m_old_have_regs_of_mode, have_regs_of_mode, + sizeof (have_regs_of_mode)); + for (int i = 0; i < NUM_MACHINE_MODES; ++i) + if (aarch64_sve_mode_p ((machine_mode) i)) + have_regs_of_mode[i] = true; + } + else + { + /* Add aarch64_vector_pcs target attribute to SIMD clones so they + use the correct ABI. */ + TYPE_ATTRIBUTES (t) = make_attribute ("aarch64_vector_pcs", "default", + TYPE_ATTRIBUTES (t)); + } + cgraph_simd_clone *sc = node->simdclone; + + for (unsigned i = 0; i < sc->nargs; ++i) + { + bool is_mask = false; + tree type; + switch (sc->args[i].arg_type) + { + case SIMD_CLONE_ARG_TYPE_MASK: + is_mask = true; + gcc_fallthrough (); + case SIMD_CLONE_ARG_TYPE_VECTOR: + case SIMD_CLONE_ARG_TYPE_LINEAR_VAL_CONSTANT_STEP: + case SIMD_CLONE_ARG_TYPE_LINEAR_VAL_VARIABLE_STEP: + type = sc->args[i].vector_type; + gcc_assert (VECTOR_TYPE_P (type)); + if (node->simdclone->vecsize_mangle == 's') + type = simd_clone_adjust_sve_vector_type (type, is_mask, + sc->simdlen); + else if (is_mask) + type = truth_type_for (type); + sc->args[i].vector_type = type; + break; + default: + continue; + } + } + if (node->simdclone->vecsize_mangle == 's') + { + tree ret_type = TREE_TYPE (t); + if (VECTOR_TYPE_P (ret_type)) + TREE_TYPE (t) + = simd_clone_adjust_sve_vector_type (ret_type, false, + node->simdclone->simdlen); + /* Restore current options. */ + cl_target_option_restore (&global_options, &global_options_set, &cur_target); + aarch64_override_options_internal (&global_options); + memcpy (have_regs_of_mode, m_old_have_regs_of_mode, + sizeof (have_regs_of_mode)); + } } /* Implement TARGET_SIMD_CLONE_USABLE. */ @@ -29197,6 +29319,11 @@ aarch64_simd_clone_usable (struct cgraph_node *node, machine_mode vector_mode) if (!TARGET_SIMD || aarch64_sve_mode_p (vector_mode)) return -1; return 0; + case 's': + if (!TARGET_SVE + || !aarch64_sve_mode_p (vector_mode)) + return -1; + return 0; default: gcc_unreachable (); } diff --git a/gcc/omp-simd-clone.cc b/gcc/omp-simd-clone.cc index 14a37f70948..294a10e87ac 100644 --- a/gcc/omp-simd-clone.cc +++ b/gcc/omp-simd-clone.cc @@ -542,9 +542,12 @@ simd_clone_mangle (struct cgraph_node *node, pp_string (&pp, "_ZGV"); pp_character (&pp, vecsize_mangle); pp_character (&pp, mask); - /* For now, simdlen is always constant, while variable simdlen pp 'n'. */ - unsigned int len = simdlen.to_constant (); - pp_decimal_int (&pp, (len)); + + unsigned HOST_WIDE_INT len; + if (simdlen.is_constant (&len)) + pp_decimal_int (&pp, (int) (len)); + else + pp_character (&pp, 'x'); for (n = 0; n < clone_info->nargs; ++n) { @@ -1534,8 +1537,8 @@ simd_clone_adjust (struct cgraph_node *node) below). */ loop = alloc_loop (); cfun->has_force_vectorize_loops = true; - /* For now, simlen is always constant. */ - loop->safelen = node->simdclone->simdlen.to_constant (); + /* We can assert that safelen is the 'minimum' simdlen. */ + loop->safelen = constant_lower_bound (node->simdclone->simdlen); loop->force_vectorize = true; loop->header = body_bb; } diff --git a/gcc/testsuite/gcc.target/aarch64/declare-simd-2.c b/gcc/testsuite/gcc.target/aarch64/declare-simd-2.c index e2e80f0c663..2f4d3a866e5 100644 --- a/gcc/testsuite/gcc.target/aarch64/declare-simd-2.c +++ b/gcc/testsuite/gcc.target/aarch64/declare-simd-2.c @@ -43,6 +43,7 @@ float f04 (double a) } /* { dg-final { scan-assembler {_ZGVnN2v_f04:} } } */ /* { dg-final { scan-assembler {_ZGVnM2v_f04:} } } */ +/* { dg-final { scan-assembler-not {_ZGVs[0-9a-z]*_f04:} } } */ #pragma omp declare simd uniform(a) linear (b) void f05 (short a, short *b, short c) diff --git a/gcc/testsuite/gcc.target/aarch64/vect-simd-clone-1.c b/gcc/testsuite/gcc.target/aarch64/vect-simd-clone-1.c new file mode 100644 index 00000000000..b33541cc329 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/vect-simd-clone-1.c @@ -0,0 +1,137 @@ +/* { dg-do compile } */ +/* { dg-options "-std=c99" } */ +/* { dg-additional-options "-O3 -march=armv8-a" } */ +/* { dg-final { check-function-bodies "**" "" "" } } */ + +/* Ensure correct creation of SVE Vector-length agnostic (VLA SVE) vector + function calls from scalar versions in accordance with the Vector Function + Application Binary Interface Specification for AArch64 (AAVPCS). + + We check for correctness in: + - Vector function name mangling, with the grammar: + + vector name := prefix "_" name + prefix := "_ZGV" isa mask + + Whereby: + - := "s" for SVE + - := "M" for Mask + - := "x" for VLA SVE + + resulting in: + := "_ZGVsMx" + + with each vector parameter contributing a "v" to the prefix. + + - Parameter and return value mapping: + - Unless marked with uniform or linear OpenMP clauses, parameters and + return values are expected to map to vectors. + - Where the lane-size of a parameter is less than the widest data size + for a given function, the resulting vector should be unpacked and + populated via use extending loads. + + - Finally, we also make sure we can correctly generate calls to the same + function, differing only in the target architecture (i.e. SVE vs SIMD), + ensuring that each call points to the correctly-mangled vector function + and employs the correct ABI. For example, for `fn' we may expect: + + for #pragma GCC target("+sve"): _ZGVsMxvv_fn + for #pragma GCC target("+simd): _ZGVnN4vv_fn */ + +#pragma GCC target ("+sve") +/* scan-assembler {_ZGVsMxv_fn0} } } */ +extern int __attribute__ ((simd, const)) fn0 (int); +void test_fn0 (int *a, int *b, int n) +{ + for (int i = 0; i < n; ++i) + a[i] += fn0 (b[i]); +} + +/* +** test_fn1: +** ... +** ld1w z1\.s, p7/z, \[x22, x19, lsl 2\] +** ld1h z0\.s, p7/z, \[x23, x19, lsl 1\] +** mov p0\.b, p7\.b +** bl _ZGVsMxvv_fn1 +** st1w z0\.s, p7, \[x21, x19, lsl 2\] +** ... +*/ +extern int __attribute__ ((simd, const)) fn1 (short, int); +void test_fn1 (int *a, int *b, short *c, int n) +{ + for (int i = 0; i < n; ++i) + a[i] = fn1 (c[i], b[i]); +} + +/* +** test_fn2: +** ... +** ld1w z1\.s, p7/z, \[x23, x19, lsl 2\] +** ld1h z0\.s, p7/z, \[x22, x19, lsl 1\] +** mov p0\.b, p7.b +** bl _ZGVsMxvv_fn2 +** st1h z0\.s, p7, \[x21, x19, lsl 1\] +** ... +*/ +extern short __attribute__ ((simd, const)) fn2 (short, int); +void test_fn2 (short *a, int *b, short *c, int n) +{ + for (int i = 0; i < n; ++i) + a[i] = fn2 (c[i], b[i]); +} + +/* +** test_fn3: +** ... +** ld1b z23\.s, p7/z, \[x22, x19\] +** ld1w z0\.s, p7/z, \[x23, x19, lsl 2\] +** ptrue p6\.b, all +** mov p0\.b, p7\.b +** mov z1\.d, z23\.d +** uxtb z23\.h, p6/m, z23\.h +** bl _ZGVsMxvv_fn3 +** uxtb z0\.h, p6/m, z0\.h +** add z0\.h, z0\.h, z23\.h +** uxth z0\.s, p6/m, z0\.s +** st1w z0\.s, p7, \[x20, x19, lsl 2\] +** ... +*/ +extern char __attribute__ ((simd, const)) fn3 (int, char); +void test_fn3 (int *a, int *b, char *c, int n) +{ + for (int i = 0; i < n; ++i) + a[i] = (int) (fn3 (b[i], c[i]) + c[i]); +} + +/* +** test_fn4: +** ... +** ld1h z23\.s, p7/z, \[x23, x19, lsl 1\] +** ld1w z0\.s, p7/z, \[x22, x19, lsl 2\] +** mov p0\.b, p7\.b +** mov z1\.d, z23\.d +** ptrue p6\.b, all +** bl _ZGVsMxvv_fn4 +** sxth z23\.s, p6/m, z23\.s +** sxth z0\.s, p6/m, z0\.s +** add z0\.s, z0\.s, z23\.s +** st1w z0\.s, p7, \[x21, x19, lsl 2\] +** ... +*/ +extern short __attribute__ ((simd, const)) fn4 (int, short); +void test_fn4 (int *a, int *b, short *c, int n) +{ + for (int i = 0; i < n; ++i) + a[i] = (int) (fn4 (b[i], c[i]) + c[i]); +} + +#pragma GCC reset_options +#pragma GCC target ("+simd") +/* scan-assembler {_ZGVnN4vv_fn4} } } */ +extern short __attribute__ ((simd, const)) fn4 (int, short); +void test_fn5 (int *a, int *b, short *c, int n) +{ + for (int i = 0; i < n; ++i) + a[i] = (int) (fn4 (b[i], c[i]) + c[i]); +}