From patchwork Mon Oct 14 10:52:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tamar Christina X-Patchwork-Id: 1996801 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=LterF3K1; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=LterF3K1; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4XRvH65Xrgz1xvm for ; Mon, 14 Oct 2024 21:53:54 +1100 (AEDT) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 70A7A385AC3F for ; Mon, 14 Oct 2024 10:53:52 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on20626.outbound.protection.outlook.com [IPv6:2a01:111:f403:2614::626]) by sourceware.org (Postfix) with ESMTPS id DF814385772C; Mon, 14 Oct 2024 10:52:58 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org DF814385772C Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org DF814385772C Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:2614::626 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1728903190; cv=pass; b=lcMDbf1RaJ3OMLR0Eo7WYAtGbXlCqfbmad5FU3yPJ3zgktOjalCVVsEdtCsMUE4RqjAmn3WXFvgseOlkUTMVCtZJcNGV/t2XhgQgIZUtxnXlY7oVQn2ji+mYMHBzlvTNs5cqj7Hdgn0+K+JldFs5D1QUoAHrlm5fq5yEwEn4WFg= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1728903190; c=relaxed/simple; bh=5UPNd+NOx1LZ4qz15KDhY6R82/f9Zvca1Lv4IE4/mxA=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=t4BL1JOXr/QeteYOfC338n46GzYJtExnTi5VW41HIvbKT3s66Nsf0sAu8dwbmbiSoNTzEHnYA7utgpi0toID1B/CXs9CjtfC/mY/l8SObCh9WkJvbf1TRd5d/ObR61Kq/821BgEMBCtLN48PyyFbxMzC2QLZPZPHXlXbXJjRmUw= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=ov9qiOHQC7bZzms9yMvJq6geB0Eyyp1JrwmQybrYfthryskIQrfMUZct+tBFwRu2TlcaRQPBO/WHD2tJQjgyOCm+fv/8TiNsxLXTsmmWHrhPWPBfOerk/dbqmHHN5fEvKaAZ7ewFQglAcnca0BQpeVRK96yCcVjfxDpYRYM6qpzwBCbCJ/kjm5uN3qxGQjvObI+fd90185+6pUItGNuRN7fDaDpFLjBYnp1redPzCGYQNSahYlt3qf6J+c1j+DGrgBuJwyIhfmkb2AadvDOC3fmS/AqQ7HrcJbso62n3pso1bDlkFep+YQ8AzjbylVJoZtPiPy5rOPYNEuYakzVDpA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hrCG4mj04us+BV5kByDxtPO4QBs0ezI2lBMzjSCt90A=; b=MgWNu/vAojk7djXjx43RWRiPUJeXQsqIFEdo0PDw+j75dJbL+/hioxbYwrkN+oZYbcxUPvpFReA/hEY73wWvuJH2FqN4WVG+CyQGKBmjHhLgi6RLwCmsyZET2BkC785xA5LqQOtrHpFlyyE565JU4ZXBgmezbtWhbXhfV+/T02caJfJ0qq8sLAOZfZ6dxXqC9UCXk2qTgIFlJepZY6iupx48kkNSuQqgkX7/LVN3u8OuHindeXExs+5F3EgOu+BZTaGM9v4n2+LAFXGyb657Wkum5N8FuAzMigwKI36I0LMjPUCs9hkb6snMm49jcMTbSb2QQNUvdZu2laPA4H9M0g== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hrCG4mj04us+BV5kByDxtPO4QBs0ezI2lBMzjSCt90A=; b=LterF3K1/7OhS7cA/j3uc2epb/rJglhtLS9s1tegqtLJ49J6yarh5R5Nk6so21GVh1XKEc5NvuP2D3s4rHZN3VMskrJLEuDO0rSEtuG6GIj2i1LgodGyFDhFdPGm65sgiQkFyuMJGnFWV5CPLehmtMHTgNvq3mWsr72NqwMsLV4= Received: from AM6PR04CA0005.eurprd04.prod.outlook.com (2603:10a6:20b:92::18) by PA4PR08MB5968.eurprd08.prod.outlook.com (2603:10a6:102:e9::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Mon, 14 Oct 2024 10:52:51 +0000 Received: from AMS1EPF00000041.eurprd04.prod.outlook.com (2603:10a6:20b:92:cafe::5c) by AM6PR04CA0005.outlook.office365.com (2603:10a6:20b:92::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26 via Frontend Transport; Mon, 14 Oct 2024 10:52:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF00000041.mail.protection.outlook.com (10.167.16.38) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8048.13 via Frontend Transport; Mon, 14 Oct 2024 10:52:51 +0000 Received: ("Tessian outbound cd6aa7fa963a:v473"); Mon, 14 Oct 2024 10:52:50 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 96a578f2e0a7b20a X-TessianGatewayMetadata: UdtR0l2x5sy1iLyVuB2aRYaq9/8iLaWXMPVRTV1XnJoD5OYUM/I2jfEse/whG//qvFsO+lACRfAAUBQgSCG1WweCRCo1vH0uoPprjVAMReoWgOVdof9rqnvdp/4n5wGygFPRWWAKzTSHN3T6fh5nNQ== X-CR-MTA-TID: 64aa7808 Received: from La1f252c6dba6.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id AF5DBAF9-6E8F-4436-BE21-1DDE18AE3A43.1; Mon, 14 Oct 2024 10:52:42 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id La1f252c6dba6.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Mon, 14 Oct 2024 10:52:42 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=iQCZk4JZQyxM2YyqJAq23ykaI5q4/7cyjCfq0KXnCrEQdVFQDFkOZa34IHIddSPp+oNKr2EUKaV5jpx0KiShsGZAYjREHVlyV0gJi3oVmieD+F41WuOhynuf6lfHzKhxZ5bbE3+BHFmMM5tkQdhyTw9gGq3FmIYQvNZuKwOzjxMYnVQan9Xmgj54s0os5GPWVowhUYoNwpXGv4a8wShaJ0cDeO9Ri04ISr7QvZbGDGVh0EmKvyijK4ouxnmhWsFo68/WqgT39bKbkPa2LccJ6fdRCDdR9xMCBGKS2o9Ghy+ifCmEkje1BbDPxIEXOwi1kNS1/akozNvSyc0No/+uCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hrCG4mj04us+BV5kByDxtPO4QBs0ezI2lBMzjSCt90A=; b=TT3jZj6iE6Jrwz0V/ZvBqZDyPkZmAriQ4DtLesipuSDi1zGmGbXRghxs7Qu5nzPepHEYAkPhCmb2YFf+jjo3SBQWBIYSD3wxntUYKxs06fDAn0Kf/v98P2rCwX6dCJtcJqTUuRZQQZFWeDRjFxctnTBx/07TRaEgiGCwTQzuqxdG/d80cj+DldnUGNHnIqwlCwax+KGe0kU2C4WKD6eOJ+vPslXsP4Fu2Ylz9LRvSVMC2rCMGf2g3XkURxGKrqtib83joGSqfMcGZYQyijTo99JHQ128eiOqZ4df/PXQD36D+z8j+GcsLc0Q1AQyTpop0Q+lAD6l6NLdiiuZtV5iDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hrCG4mj04us+BV5kByDxtPO4QBs0ezI2lBMzjSCt90A=; b=LterF3K1/7OhS7cA/j3uc2epb/rJglhtLS9s1tegqtLJ49J6yarh5R5Nk6so21GVh1XKEc5NvuP2D3s4rHZN3VMskrJLEuDO0rSEtuG6GIj2i1LgodGyFDhFdPGm65sgiQkFyuMJGnFWV5CPLehmtMHTgNvq3mWsr72NqwMsLV4= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) by DB9PR08MB8227.eurprd08.prod.outlook.com (2603:10a6:10:39f::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Mon, 14 Oct 2024 10:52:37 +0000 Received: from VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::89dc:c731:362b:7c69]) by VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::89dc:c731:362b:7c69%7]) with mapi id 15.20.8048.020; Mon, 14 Oct 2024 10:52:37 +0000 Date: Mon, 14 Oct 2024 11:52:35 +0100 From: Tamar Christina To: gcc-patches@gcc.gnu.org Cc: nd@arm.com, Richard.Earnshaw@arm.com, ktkachov@gcc.gnu.org, richard.sandiford@arm.com Subject: [PATCH]AArch64: rename the SVE2 psel intrinsics to psel_lane [PR116371] Message-ID: Content-Disposition: inline X-ClientProxiedBy: LO4P123CA0506.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:272::19) To VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VI1PR08MB5325:EE_|DB9PR08MB8227:EE_|AMS1EPF00000041:EE_|PA4PR08MB5968:EE_ X-MS-Office365-Filtering-Correlation-Id: 1f95aa2a-867e-4a82-6e17-08dcec3e5982 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0;ARA:13230040|376014|366016|1800799024; X-Microsoft-Antispam-Message-Info-Original: RBR1uuPBNjOBajeZGaeiHGmEn9Grx3LMGm3xSP/ZOcLuyMLe8V2gqt058o6fJ4r0/F+8G5ZvDMRZlKcDKJBdVSDemt5wV2qx3qshM0haXTL69jalxx5aUb2OJwCaJ5JFIG6lkRXnoPRi76tMuafQhoag5fLjm0dFSRp4amttCJENS2E6LryzTVW8lVDsnB4kdAjD/ga2fpqEwudzVn6u7adQ9owllkNSNg9fsqO8T4S/frce3G6BSJdC8w7lX9u69AEueoPR43kasJwLQ//kpHlApie0regPbrtjL9kZI9W8SORp7K9WxfCLU4vWZgzsIuadPtI0JjtWejlaaf2Er+Kei6yNDHsqHihUJ3Qj5rHuHhh83r5QYrnVYmx3EoA/jMBf09kdSLmvIpSZpdwNfaFPZ4NHYMEXLvM9vsWxWEkzXWXW0nxdkj1qsdrpTJ4/+XupdRhto0CJeE9abifpSWUJ+dOBN7oF3H8vPP/f9N5YA3x7hFUcOXhdxcWZKn65CAGhr5E6ex4uUEet3RWYnTQFZ50bO81qaBTFeCnIXzH7ekbrDj9DO32zVUyeSy5LYpfD+dBp2lcMGcvcDHewdsOYR3EY+sdMrkMZET89sQeEas9u992axv1tkTqWxdiher6pI4HdHgWhnk63odisIhGVQaJvfTL9HvN3eBFYduTZtXlUhk09GmN6DbBQifUvdWjm+u475r0BdDMpGWzQAURYQPPLxB93KYE47lbyyNYoNQERViSL5tN9BwhWfVfXNvPsU74ABC1HUuGuwN3l1bY0lztD58ceL08PtWHrYfMfNHv9VVrZNDdc1AaR73VqcXgYKZDj4NTr6x594kjYlRffY1pgkqjocVygbcykiqFhb1pFRpvkl4at6A293EGySVFYTe7C0uvzWRUH7FFtgh68DehHll52c7jcRHwZU0xzgWqFTp0DB+VmEqLG6VUQnVg8+ujQg3Yzcry/Rj1AcBZPh/X+BjI1n1fCgaIytPJS+ssMSTOaXng5PWmjVhb5R1zWM/AftOXD5lMxvOPiS0fTKeIuHZAzUQKZIAf34f/9yYVUq2LDJO0LvOhRs5rihrtGxoFXv58tyCb8eKJ//Xk8hCqACMD0hAn/XUH4OgBJbdIO6DBotu2Xyq2IFOh4Vp7d91CmyH06CY6jf0cuVshQ3k1ObnXgTUXhirovXdUEC67aO04eu/niSystV3eRnoocPWsYXOV0E1A2iAJKw0eOhI8tdxI1/9nTwVrtigk= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR08MB5325.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(366016)(1800799024); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB8227 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:803:13e::17]; domain=VI1PR08MB5325.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF00000041.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: a1818594-c6a5-4717-9c70-08dcec3e5118 X-Microsoft-Antispam: BCL:0; ARA:13230040|35042699022|82310400026|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?q?OnPq3sQYW5V8KUTsffUdHGlna19Ju7l?= =?utf-8?q?t9blr0xKj8aVGG6jn2sbqnGSbmy8U+c4XZAA21AKyIqi1Rk1j8pH6g3g3p9h1YEj9?= =?utf-8?q?aLz9bMP51gBens7nw9W0GH4N1BEfzM6i6vn6gCZ7XFo6NlUHjek/1Ro7zKNO+K5bK?= =?utf-8?q?dXke1Hoxr1cNy1ikxyWIpoquN45UOOvPjhq5q9fwYu1nTWQn+MaT0BdBDme6taveo?= =?utf-8?q?aRlTA6Tt5+oKGZYmSYI0TWmTLtYKuCdpm4gx9wS43ytqgqgVoA4/ybyrMa5z3QA2H?= =?utf-8?q?3qVP6CrOZwVRlZay1IZ2MJEaf4DISbDbZ/QTYs2rF+4qkq8rDNy67wKeKyjqoicT+?= =?utf-8?q?CZStAB9BLHF+d1oDq+OhPXP1//62UuwgmjlUIhduWHpni7Caf3VUDV0EyycNTmGUc?= =?utf-8?q?8c6ger8TTZ6Bxo05mWiXPUpGrPkKxFjbEc7cai6U11PJqDF78dVtKBBsomidQdUwo?= =?utf-8?q?envLYoSOkcivZgey+wqQc+c9HU+DcCh9C5LIdgAipEw1wBauAK7LF3NsaJRV+TOc9?= =?utf-8?q?Iy1C1ll3gCPZPeA2FQmdjl5xdaN9TmOdQd94OIIfmpP6hHEKAEnBZZHYfhVzquNUw?= =?utf-8?q?KKz/aZDNl8dhshojR0pf2fqh96WT+R/5hvXRb3PBgDBYTvsLTQj1X94His0L/AXgJ?= =?utf-8?q?daEVbS/+CvrblEkI8QEunxMYaUS7hpDgdHe8BK4+TwEgSiO2aW5REhVbBCmhK4NxH?= =?utf-8?q?jGf3WkG0oiYDdfAQAnXcR7n/I6YWw8jX5q+YPMKVhrHQlRNjwE/GNBybnzxC+jZcQ?= =?utf-8?q?oEnWRQK9nQvbnRy561u9QShKHHFZpF66YI1iWueqhBYKws0Qii/+2ldgsxap9aY2E?= =?utf-8?q?zXJvoT8RgfYHh9UxcPAzP82MtskfcAoF2e7lI9B8SPUo93sQBjNSmjmfrnZ/FUOiH?= =?utf-8?q?LzQExerXaoNE7f4y467Y0aU6HJQp1gYEJcafcTTKmXYoBVC+gAWUwKcjuG/lQaR5J?= =?utf-8?q?JUNaS5hnAzTOQqMJFq14TdcVJbXD3swhgVq9tDYcvXuFnZySa4xPcldM+XqUr+7Xz?= =?utf-8?q?mSPfGjdfeh9+ImNxXTs73wGvwUsyiAbF9xzUTrVH4VcAFDvYU9o2vrGiHk7Qid+JA?= =?utf-8?q?zG0zeSj+Jkbhm1dr8KZ4LYdGsiXB5cggKQ8WlP7tKG75vwou3zVPpI0TfqOoqqkbQ?= =?utf-8?q?RA7sEN+U8BOk+mf9qtIJ8xgHdJiTLJkotG3aqd0U32T0+xyfmUOz852SpRwOUEOJf?= =?utf-8?q?nN/+D+64ep52QLCy95CzA9GfeygWF8kdHzaygkXK4yb3+RHq8oG+eq6OOLEMxLR7I?= =?utf-8?q?eoEgX+bT/2OF4Rizeeh0qUO2m0Odbg8n/gg=3D=3D?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230040)(35042699022)(82310400026)(376014)(36860700013)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Oct 2024 10:52:51.2834 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1f95aa2a-867e-4a82-6e17-08dcec3e5982 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000041.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR08MB5968 X-Spam-Status: No, score=-12.2 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, KAM_LOTSOFHASH, KAM_SHORT, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org Hi All, The psel intrinsics. similar to the pext, should be name psel_lane. This corrects the naming. Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. Ok for master? Thanks, Tamar gcc/ChangeLog: PR target/116371 * config/aarch64/aarch64-sve-builtins-sve2.cc (class svpsel_impl): Renamed to ... (class svpsel_lane_impl): ... This and adjust initialization. * config/aarch64/aarch64-sve-builtins-sve2.def (svpsel): Renamed to ... (svpsel_lane): ... This. * config/aarch64/aarch64-sve-builtins-sve2.h (svpsel): Renamed to svpsel_lane. gcc/testsuite/ChangeLog: PR target/116371 * gcc.target/aarch64/sme2/acle-asm/psel_b16.c, gcc.target/aarch64/sme2/acle-asm/psel_b32.c, gcc.target/aarch64/sme2/acle-asm/psel_b64.c, gcc.target/aarch64/sme2/acle-asm/psel_b8.c, gcc.target/aarch64/sme2/acle-asm/psel_c16.c, gcc.target/aarch64/sme2/acle-asm/psel_c32.c, gcc.target/aarch64/sme2/acle-asm/psel_c64.c, gcc.target/aarch64/sme2/acle-asm/psel_c8.c: Renamed to.... * gcc.target/aarch64/sme2/acle-asm/psel_lane_b16.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_b32.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_b64.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_b8.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_c16.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_c32.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_c64.c, gcc.target/aarch64/sme2/acle-asm/psel_lane_c8.c: ... These. --- -- diff --git a/gcc/config/aarch64/aarch64-sve-builtins-sve2.cc b/gcc/config/aarch64/aarch64-sve-builtins-sve2.cc index 146a5459930fe31576eacaf4b9260bdfc570e3ef..6a20a613f8321adcc8aeff00266bf2c014c2a975 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins-sve2.cc +++ b/gcc/config/aarch64/aarch64-sve-builtins-sve2.cc @@ -234,7 +234,7 @@ public: } }; -class svpsel_impl : public function_base +class svpsel_lane_impl : public function_base { public: rtx @@ -625,7 +625,7 @@ FUNCTION (svpmullb, unspec_based_function, (-1, UNSPEC_PMULLB, -1)) FUNCTION (svpmullb_pair, unspec_based_function, (-1, UNSPEC_PMULLB_PAIR, -1)) FUNCTION (svpmullt, unspec_based_function, (-1, UNSPEC_PMULLT, -1)) FUNCTION (svpmullt_pair, unspec_based_function, (-1, UNSPEC_PMULLT_PAIR, -1)) -FUNCTION (svpsel, svpsel_impl,) +FUNCTION (svpsel_lane, svpsel_lane_impl,) FUNCTION (svqabs, rtx_code_function, (SS_ABS, UNKNOWN, UNKNOWN)) FUNCTION (svqcadd, svqcadd_impl,) FUNCTION (svqcvt, integer_conversion, (UNSPEC_SQCVT, UNSPEC_SQCVTU, diff --git a/gcc/config/aarch64/aarch64-sve-builtins-sve2.def b/gcc/config/aarch64/aarch64-sve-builtins-sve2.def index 4543402f836f0fb1eb86fff3b3d0c7bcb67877c5..318dfff06f0d82d46ef37af6849678baaa4ea461 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins-sve2.def +++ b/gcc/config/aarch64/aarch64-sve-builtins-sve2.def @@ -235,7 +235,7 @@ DEF_SVE_FUNCTION (svsm4ekey, binary, s_unsigned, none) | AARCH64_FL_SME \ | AARCH64_FL_SM_ON) DEF_SVE_FUNCTION (svclamp, clamp, all_integer, none) -DEF_SVE_FUNCTION (svpsel, select_pred, all_pred_count, none) +DEF_SVE_FUNCTION (svpsel_lane, select_pred, all_pred_count, none) DEF_SVE_FUNCTION (svrevd, unary, all_data, mxz) #undef REQUIRED_EXTENSIONS diff --git a/gcc/config/aarch64/aarch64-sve-builtins-sve2.h b/gcc/config/aarch64/aarch64-sve-builtins-sve2.h index 2ac6edeb8db0efa809b3a56c9f4bd67d3d899a58..013a9dfc5fa980d94d5a28a26f7ea0fc3587b4b8 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins-sve2.h +++ b/gcc/config/aarch64/aarch64-sve-builtins-sve2.h @@ -106,7 +106,7 @@ namespace aarch64_sve extern const function_base *const svpmullb_pair; extern const function_base *const svpmullt; extern const function_base *const svpmullt_pair; - extern const function_base *const svpsel; + extern const function_base *const svpsel_lane; extern const function_base *const svqabs; extern const function_base *const svqcadd; extern const function_base *const svqcvt; diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b16.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b16.c deleted file mode 100644 index 5df2aa0b59651136ca37068216fe0dd3683bc7b4..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b16.c +++ /dev/null @@ -1,89 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.h\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svbool_t, - p0 = svpsel_b16 (p2, p7, 0), - p0 = svpsel_b16 (p2, p7, 0)) - -/* -** psel_p2_p7_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p7, p8\.h\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p7_p8_w11, svbool_t, - p2 = svpsel_b16 (p7, p8, w11), - p2 = svpsel_b16 (p7, p8, w11)) - -/* -** psel_p7_p8_p13_w12: -** psel p7, p8, p13\.h\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p7_p8_p13_w12, svbool_t, - p7 = svpsel_b16 (p8, p13, w12), - p7 = svpsel_b16 (p8, p13, w12)) - -/* -** psel_p8_p13_p15_w15: -** psel p8, p13, p15\.h\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p8_p13_p15_w15, svbool_t, - p8 = svpsel_b16 (p13, p15, w15), - p8 = svpsel_b16 (p13, p15, w15)) - -/* -** psel_p13_p15_p0_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p15, p0\.h\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p15_p0_w16, svbool_t, - p13 = svpsel_b16 (p15, p0, w16), - p13 = svpsel_b16 (p15, p0, w16)) - -/* -** psel_p15_p13_p8_w12p1: -** psel p15, p13, p8\.h\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p15_p13_p8_w12p1, svbool_t, - p15 = svpsel_b16 (p13, p8, w12 + 1), - p15 = svpsel_b16 (p13, p8, w12 + 1)) - -/* -** psel_p13_p8_p7_w12p7: -** psel p13, p8, p7\.h\[w12, 7\] -** ret -*/ -TEST_SELECT_P (psel_p13_p8_p7_w12p7, svbool_t, - p13 = svpsel_b16 (p8, p7, w12 + 7), - p13 = svpsel_b16 (p8, p7, w12 + 7)) - -/* -** psel_p0_p0_p0_w12p8: -** add (w[0-9]+), w12, #?8 -** psel p0, p0, p0\.h\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p0_w12p8, svbool_t, - p0 = svpsel_b16 (p0, p0, w12 + 8), - p0 = svpsel_b16 (p0, p0, w12 + 8)) - -/* -** psel_p15_p15_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p15, p15, p15\.h\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p15_p15_p15_w12m1, svbool_t, - p15 = svpsel_b16 (p15, p15, w12 - 1), - p15 = svpsel_b16 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b32.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b32.c deleted file mode 100644 index 8489dca008629caee6e1ba21dc1d25f1d9eaee86..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b32.c +++ /dev/null @@ -1,89 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.s\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svbool_t, - p0 = svpsel_b32 (p2, p7, 0), - p0 = svpsel_b32 (p2, p7, 0)) - -/* -** psel_p2_p7_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p7, p8\.s\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p7_p8_w11, svbool_t, - p2 = svpsel_b32 (p7, p8, w11), - p2 = svpsel_b32 (p7, p8, w11)) - -/* -** psel_p7_p8_p13_w12: -** psel p7, p8, p13\.s\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p7_p8_p13_w12, svbool_t, - p7 = svpsel_b32 (p8, p13, w12), - p7 = svpsel_b32 (p8, p13, w12)) - -/* -** psel_p8_p13_p15_w15: -** psel p8, p13, p15\.s\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p8_p13_p15_w15, svbool_t, - p8 = svpsel_b32 (p13, p15, w15), - p8 = svpsel_b32 (p13, p15, w15)) - -/* -** psel_p13_p15_p0_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p15, p0\.s\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p15_p0_w16, svbool_t, - p13 = svpsel_b32 (p15, p0, w16), - p13 = svpsel_b32 (p15, p0, w16)) - -/* -** psel_p15_p13_p8_w12p1: -** psel p15, p13, p8\.s\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p15_p13_p8_w12p1, svbool_t, - p15 = svpsel_b32 (p13, p8, w12 + 1), - p15 = svpsel_b32 (p13, p8, w12 + 1)) - -/* -** psel_p13_p8_p7_w12p3: -** psel p13, p8, p7\.s\[w12, 3\] -** ret -*/ -TEST_SELECT_P (psel_p13_p8_p7_w12p3, svbool_t, - p13 = svpsel_b32 (p8, p7, w12 + 3), - p13 = svpsel_b32 (p8, p7, w12 + 3)) - -/* -** psel_p0_p0_p0_w12p4: -** add (w[0-9]+), w12, #?4 -** psel p0, p0, p0\.s\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p0_w12p4, svbool_t, - p0 = svpsel_b32 (p0, p0, w12 + 4), - p0 = svpsel_b32 (p0, p0, w12 + 4)) - -/* -** psel_p15_p15_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p15, p15, p15\.s\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p15_p15_p15_w12m1, svbool_t, - p15 = svpsel_b32 (p15, p15, w12 - 1), - p15 = svpsel_b32 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b64.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b64.c deleted file mode 100644 index 5d2d8b48f50e3868c8895a2577ee647d8df932d1..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b64.c +++ /dev/null @@ -1,80 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.d\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svbool_t, - p0 = svpsel_b64 (p2, p7, 0), - p0 = svpsel_b64 (p2, p7, 0)) - -/* -** psel_p2_p7_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p7, p8\.d\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p7_p8_w11, svbool_t, - p2 = svpsel_b64 (p7, p8, w11), - p2 = svpsel_b64 (p7, p8, w11)) - -/* -** psel_p7_p8_p13_w12: -** psel p7, p8, p13\.d\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p7_p8_p13_w12, svbool_t, - p7 = svpsel_b64 (p8, p13, w12), - p7 = svpsel_b64 (p8, p13, w12)) - -/* -** psel_p8_p13_p15_w15: -** psel p8, p13, p15\.d\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p8_p13_p15_w15, svbool_t, - p8 = svpsel_b64 (p13, p15, w15), - p8 = svpsel_b64 (p13, p15, w15)) - -/* -** psel_p13_p15_p0_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p15, p0\.d\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p15_p0_w16, svbool_t, - p13 = svpsel_b64 (p15, p0, w16), - p13 = svpsel_b64 (p15, p0, w16)) - -/* -** psel_p15_p13_p8_w12p1: -** psel p15, p13, p8\.d\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p15_p13_p8_w12p1, svbool_t, - p15 = svpsel_b64 (p13, p8, w12 + 1), - p15 = svpsel_b64 (p13, p8, w12 + 1)) - -/* -** psel_p0_p0_p0_w12p2: -** add (w[0-9]+), w12, #?2 -** psel p0, p0, p0\.d\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p0_w12p2, svbool_t, - p0 = svpsel_b64 (p0, p0, w12 + 2), - p0 = svpsel_b64 (p0, p0, w12 + 2)) - -/* -** psel_p15_p15_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p15, p15, p15\.d\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p15_p15_p15_w12m1, svbool_t, - p15 = svpsel_b64 (p15, p15, w12 - 1), - p15 = svpsel_b64 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b8.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b8.c deleted file mode 100644 index 438735893c93f6e84b7fc6f8c069ae294fa2f356..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_b8.c +++ /dev/null @@ -1,89 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.b\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svbool_t, - p0 = svpsel_b8 (p2, p7, 0), - p0 = svpsel_b8 (p2, p7, 0)) - -/* -** psel_p2_p7_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p7, p8\.b\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p7_p8_w11, svbool_t, - p2 = svpsel_b8 (p7, p8, w11), - p2 = svpsel_b8 (p7, p8, w11)) - -/* -** psel_p7_p8_p13_w12: -** psel p7, p8, p13\.b\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p7_p8_p13_w12, svbool_t, - p7 = svpsel_b8 (p8, p13, w12), - p7 = svpsel_b8 (p8, p13, w12)) - -/* -** psel_p8_p13_p15_w15: -** psel p8, p13, p15\.b\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p8_p13_p15_w15, svbool_t, - p8 = svpsel_b8 (p13, p15, w15), - p8 = svpsel_b8 (p13, p15, w15)) - -/* -** psel_p13_p15_p0_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p15, p0\.b\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p15_p0_w16, svbool_t, - p13 = svpsel_b8 (p15, p0, w16), - p13 = svpsel_b8 (p15, p0, w16)) - -/* -** psel_p15_p13_p8_w12p1: -** psel p15, p13, p8\.b\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p15_p13_p8_w12p1, svbool_t, - p15 = svpsel_b8 (p13, p8, w12 + 1), - p15 = svpsel_b8 (p13, p8, w12 + 1)) - -/* -** psel_p13_p8_p7_w12p15: -** psel p13, p8, p7\.b\[w12, 15\] -** ret -*/ -TEST_SELECT_P (psel_p13_p8_p7_w12p15, svbool_t, - p13 = svpsel_b8 (p8, p7, w12 + 15), - p13 = svpsel_b8 (p8, p7, w12 + 15)) - -/* -** psel_p0_p0_p0_w12p16: -** add (w[0-9]+), w12, #?16 -** psel p0, p0, p0\.b\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p0_w12p16, svbool_t, - p0 = svpsel_b8 (p0, p0, w12 + 16), - p0 = svpsel_b8 (p0, p0, w12 + 16)) - -/* -** psel_p15_p15_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p15, p15, p15\.b\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p15_p15_p15_w12m1, svbool_t, - p15 = svpsel_b8 (p15, p15, w12 - 1), - p15 = svpsel_b8 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c16.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c16.c deleted file mode 100644 index 1cf45e6c28385d026dff01894878fe8be12b75f9..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c16.c +++ /dev/null @@ -1,89 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.h\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svcount_t, - p0 = svpsel_c16 (p2, p7, 0), - p0 = svpsel_c16 (p2, p7, 0)) - -/* -** psel_p2_p0_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p0, p8\.h\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p0_p8_w11, svcount_t, - p2 = svpsel_c16 (p0, p8, w11), - p2 = svpsel_c16 (p0, p8, w11)) - -/* -** psel_p2_p13_p15_w12: -** psel p2, p13, p15\.h\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p15_w12, svcount_t, - p2 = svpsel_c16 (p13, p15, w12), - p2 = svpsel_c16 (p13, p15, w12)) - -/* -** psel_p0_p13_p15_w15: -** psel p0, p13, p15\.h\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p13_p15_w15, svcount_t, - p0 = svpsel_c16 (p13, p15, w15), - p0 = svpsel_c16 (p13, p15, w15)) - -/* -** psel_p13_p0_p15_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p0, p15\.h\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p0_p15_w16, svcount_t, - p13 = svpsel_c16 (p0, p15, w16), - p13 = svpsel_c16 (p0, p15, w16)) - -/* -** psel_p2_p13_p8_w12p1: -** psel p2, p13, p8\.h\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p8_w12p1, svcount_t, - p2 = svpsel_c16 (p13, p8, w12 + 1), - p2 = svpsel_c16 (p13, p8, w12 + 1)) - -/* -** psel_p13_p0_p7_w12p7: -** psel p13, p0, p7\.h\[w12, 7\] -** ret -*/ -TEST_SELECT_P (psel_p13_p0_p7_w12p7, svcount_t, - p13 = svpsel_c16 (p0, p7, w12 + 7), - p13 = svpsel_c16 (p0, p7, w12 + 7)) - -/* -** psel_p0_p0_p15_w12p8: -** add (w[0-9]+), w12, #?8 -** psel p0, p0, p15\.h\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p15_w12p8, svcount_t, - p0 = svpsel_c16 (p0, p15, w12 + 8), - p0 = svpsel_c16 (p0, p15, w12 + 8)) - -/* -** psel_p13_p13_p7_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p13, p13, p7\.h\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p13_p7_w12m1, svcount_t, - p13 = svpsel_c16 (p13, p7, w12 - 1), - p13 = svpsel_c16 (p13, p7, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c32.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c32.c deleted file mode 100644 index 5246a031595abed303d3ca8ab55b3434f1f6e229..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c32.c +++ /dev/null @@ -1,89 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.s\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svcount_t, - p0 = svpsel_c32 (p2, p7, 0), - p0 = svpsel_c32 (p2, p7, 0)) - -/* -** psel_p2_p13_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p13, p8\.s\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p8_w11, svcount_t, - p2 = svpsel_c32 (p13, p8, w11), - p2 = svpsel_c32 (p13, p8, w11)) - -/* -** psel_p0_p13_p15_w12: -** psel p0, p13, p15\.s\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p13_p15_w12, svcount_t, - p0 = svpsel_c32 (p13, p15, w12), - p0 = svpsel_c32 (p13, p15, w12)) - -/* -** psel_p2_p0_p15_w15: -** psel p2, p0, p15\.s\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p0_p15_w15, svcount_t, - p2 = svpsel_c32 (p0, p15, w15), - p2 = svpsel_c32 (p0, p15, w15)) - -/* -** psel_p13_p0_p7_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p0, p7\.s\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p0_p7_w16, svcount_t, - p13 = svpsel_c32 (p0, p7, w16), - p13 = svpsel_c32 (p0, p7, w16)) - -/* -** psel_p2_p13_p8_w12p1: -** psel p2, p13, p8\.s\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p8_w12p1, svcount_t, - p2 = svpsel_c32 (p13, p8, w12 + 1), - p2 = svpsel_c32 (p13, p8, w12 + 1)) - -/* -** psel_p13_p0_p7_w12p3: -** psel p13, p0, p7\.s\[w12, 3\] -** ret -*/ -TEST_SELECT_P (psel_p13_p0_p7_w12p3, svcount_t, - p13 = svpsel_c32 (p0, p7, w12 + 3), - p13 = svpsel_c32 (p0, p7, w12 + 3)) - -/* -** psel_p0_p0_p7_w12p4: -** add (w[0-9]+), w12, #?4 -** psel p0, p0, p7\.s\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p7_w12p4, svcount_t, - p0 = svpsel_c32 (p0, p7, w12 + 4), - p0 = svpsel_c32 (p0, p7, w12 + 4)) - -/* -** psel_p13_p13_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p13, p13, p15\.s\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p13_p15_w12m1, svcount_t, - p13 = svpsel_c32 (p13, p15, w12 - 1), - p13 = svpsel_c32 (p13, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c64.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c64.c deleted file mode 100644 index 97304fd1646233c522568043bbce0a01376f1ccf..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c64.c +++ /dev/null @@ -1,80 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.d\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svcount_t, - p0 = svpsel_c64 (p2, p7, 0), - p0 = svpsel_c64 (p2, p7, 0)) - -/* -** psel_p2_p13_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p13, p8\.d\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p8_w11, svcount_t, - p2 = svpsel_c64 (p13, p8, w11), - p2 = svpsel_c64 (p13, p8, w11)) - -/* -** psel_p2_p0_p15_w12: -** psel p2, p0, p15\.d\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p0_p15_w12, svcount_t, - p2 = svpsel_c64 (p0, p15, w12), - p2 = svpsel_c64 (p0, p15, w12)) - -/* -** psel_p0_p13_p15_w15: -** psel p0, p13, p15\.d\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p13_p15_w15, svcount_t, - p0 = svpsel_c64 (p13, p15, w15), - p0 = svpsel_c64 (p13, p15, w15)) - -/* -** psel_p13_p0_p15_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p13, p0, p15\.d\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p0_p15_w16, svcount_t, - p13 = svpsel_c64 (p0, p15, w16), - p13 = svpsel_c64 (p0, p15, w16)) - -/* -** psel_p2_p13_p8_w12p1: -** psel p2, p13, p8\.d\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p8_w12p1, svcount_t, - p2 = svpsel_c64 (p13, p8, w12 + 1), - p2 = svpsel_c64 (p13, p8, w12 + 1)) - -/* -** psel_p0_p0_p8_w12p2: -** add (w[0-9]+), w12, #?2 -** psel p0, p0, p8\.d\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p8_w12p2, svcount_t, - p0 = svpsel_c64 (p0, p8, w12 + 2), - p0 = svpsel_c64 (p0, p8, w12 + 2)) - -/* -** psel_p13_p13_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p13, p13, p15\.d\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p13_p15_w12m1, svcount_t, - p13 = svpsel_c64 (p13, p15, w12 - 1), - p13 = svpsel_c64 (p13, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c8.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c8.c deleted file mode 100644 index 95973a17ebd87301ddc50b1da9f49ddc245f9d0f..0000000000000000000000000000000000000000 --- a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_c8.c +++ /dev/null @@ -1,89 +0,0 @@ -/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ - -#include "test_sme2_acle.h" - -/* -** psel_p0_p2_p7_0: -** mov [wx](1[2-5]), #?0 -** psel p0, p2, p7\.b\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p2_p7_0, svcount_t, - p0 = svpsel_c8 (p2, p7, 0), - p0 = svpsel_c8 (p2, p7, 0)) - -/* -** psel_p2_p0_p8_w11: -** mov [wx](1[2-5]), [wx]11 -** psel p2, p0, p8\.b\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p0_p8_w11, svcount_t, - p2 = svpsel_c8 (p0, p8, w11), - p2 = svpsel_c8 (p0, p8, w11)) - -/* -** psel_p0_p13_p15_w12: -** psel p0, p13, p15\.b\[w12, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p13_p15_w12, svcount_t, - p0 = svpsel_c8 (p13, p15, w12), - p0 = svpsel_c8 (p13, p15, w12)) - -/* -** psel_p13_p0_p8_w15: -** psel p13, p0, p8\.b\[w15, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p0_p8_w15, svcount_t, - p13 = svpsel_c8 (p0, p8, w15), - p13 = svpsel_c8 (p0, p8, w15)) - -/* -** psel_p2_p13_p7_w16: -** mov [wx](1[2-5]), [wx]16 -** psel p2, p13, p7\.b\[w\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p2_p13_p7_w16, svcount_t, - p2 = svpsel_c8 (p13, p7, w16), - p2 = svpsel_c8 (p13, p7, w16)) - -/* -** psel_p0_p13_p8_w12p1: -** psel p0, p13, p8\.b\[w12, 1\] -** ret -*/ -TEST_SELECT_P (psel_p0_p13_p8_w12p1, svcount_t, - p0 = svpsel_c8 (p13, p8, w12 + 1), - p0 = svpsel_c8 (p13, p8, w12 + 1)) - -/* -** psel_p13_p2_p7_w12p15: -** psel p13, p2, p7\.b\[w12, 15\] -** ret -*/ -TEST_SELECT_P (psel_p13_p2_p7_w12p15, svcount_t, - p13 = svpsel_c8 (p2, p7, w12 + 15), - p13 = svpsel_c8 (p2, p7, w12 + 15)) - -/* -** psel_p0_p0_p15_w12p16: -** add (w[0-9]+), w12, #?16 -** psel p0, p0, p15\.b\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p0_p0_p15_w12p16, svcount_t, - p0 = svpsel_c8 (p0, p15, w12 + 16), - p0 = svpsel_c8 (p0, p15, w12 + 16)) - -/* -** psel_p13_p13_p15_w12m1: -** sub (w[0-9]+), w12, #?1 -** psel p13, p13, p15\.b\[\1, 0\] -** ret -*/ -TEST_SELECT_P (psel_p13_p13_p15_w12m1, svcount_t, - p13 = svpsel_c8 (p13, p15, w12 - 1), - p13 = svpsel_c8 (p13, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b16.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b16.c new file mode 100644 index 0000000000000000000000000000000000000000..704e9e375f5e60a4476868b4f076a2ef18b65250 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b16.c @@ -0,0 +1,89 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.h\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svbool_t, + p0 = svpsel_lane_b16 (p2, p7, 0), + p0 = svpsel_lane_b16 (p2, p7, 0)) + +/* +** psel_lane_p2_p7_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p7, p8\.h\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p7_p8_w11, svbool_t, + p2 = svpsel_lane_b16 (p7, p8, w11), + p2 = svpsel_lane_b16 (p7, p8, w11)) + +/* +** psel_lane_p7_p8_p13_w12: +** psel p7, p8, p13\.h\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p7_p8_p13_w12, svbool_t, + p7 = svpsel_lane_b16 (p8, p13, w12), + p7 = svpsel_lane_b16 (p8, p13, w12)) + +/* +** psel_lane_p8_p13_p15_w15: +** psel p8, p13, p15\.h\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p8_p13_p15_w15, svbool_t, + p8 = svpsel_lane_b16 (p13, p15, w15), + p8 = svpsel_lane_b16 (p13, p15, w15)) + +/* +** psel_lane_p13_p15_p0_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p15, p0\.h\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p15_p0_w16, svbool_t, + p13 = svpsel_lane_b16 (p15, p0, w16), + p13 = svpsel_lane_b16 (p15, p0, w16)) + +/* +** psel_lane_p15_p13_p8_w12p1: +** psel p15, p13, p8\.h\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p13_p8_w12p1, svbool_t, + p15 = svpsel_lane_b16 (p13, p8, w12 + 1), + p15 = svpsel_lane_b16 (p13, p8, w12 + 1)) + +/* +** psel_lane_p13_p8_p7_w12p7: +** psel p13, p8, p7\.h\[w12, 7\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p8_p7_w12p7, svbool_t, + p13 = svpsel_lane_b16 (p8, p7, w12 + 7), + p13 = svpsel_lane_b16 (p8, p7, w12 + 7)) + +/* +** psel_lane_p0_p0_p0_w12p8: +** add (w[0-9]+), w12, #?8 +** psel p0, p0, p0\.h\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p0_w12p8, svbool_t, + p0 = svpsel_lane_b16 (p0, p0, w12 + 8), + p0 = svpsel_lane_b16 (p0, p0, w12 + 8)) + +/* +** psel_lane_p15_p15_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p15, p15, p15\.h\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p15_p15_w12m1, svbool_t, + p15 = svpsel_lane_b16 (p15, p15, w12 - 1), + p15 = svpsel_lane_b16 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b32.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b32.c new file mode 100644 index 0000000000000000000000000000000000000000..7d9c7a129ea4469201957d5ac9e75f9d5b7cf116 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b32.c @@ -0,0 +1,89 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.s\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svbool_t, + p0 = svpsel_lane_b32 (p2, p7, 0), + p0 = svpsel_lane_b32 (p2, p7, 0)) + +/* +** psel_lane_p2_p7_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p7, p8\.s\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p7_p8_w11, svbool_t, + p2 = svpsel_lane_b32 (p7, p8, w11), + p2 = svpsel_lane_b32 (p7, p8, w11)) + +/* +** psel_lane_p7_p8_p13_w12: +** psel p7, p8, p13\.s\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p7_p8_p13_w12, svbool_t, + p7 = svpsel_lane_b32 (p8, p13, w12), + p7 = svpsel_lane_b32 (p8, p13, w12)) + +/* +** psel_lane_p8_p13_p15_w15: +** psel p8, p13, p15\.s\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p8_p13_p15_w15, svbool_t, + p8 = svpsel_lane_b32 (p13, p15, w15), + p8 = svpsel_lane_b32 (p13, p15, w15)) + +/* +** psel_lane_p13_p15_p0_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p15, p0\.s\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p15_p0_w16, svbool_t, + p13 = svpsel_lane_b32 (p15, p0, w16), + p13 = svpsel_lane_b32 (p15, p0, w16)) + +/* +** psel_lane_p15_p13_p8_w12p1: +** psel p15, p13, p8\.s\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p13_p8_w12p1, svbool_t, + p15 = svpsel_lane_b32 (p13, p8, w12 + 1), + p15 = svpsel_lane_b32 (p13, p8, w12 + 1)) + +/* +** psel_lane_p13_p8_p7_w12p3: +** psel p13, p8, p7\.s\[w12, 3\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p8_p7_w12p3, svbool_t, + p13 = svpsel_lane_b32 (p8, p7, w12 + 3), + p13 = svpsel_lane_b32 (p8, p7, w12 + 3)) + +/* +** psel_lane_p0_p0_p0_w12p4: +** add (w[0-9]+), w12, #?4 +** psel p0, p0, p0\.s\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p0_w12p4, svbool_t, + p0 = svpsel_lane_b32 (p0, p0, w12 + 4), + p0 = svpsel_lane_b32 (p0, p0, w12 + 4)) + +/* +** psel_lane_p15_p15_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p15, p15, p15\.s\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p15_p15_w12m1, svbool_t, + p15 = svpsel_lane_b32 (p15, p15, w12 - 1), + p15 = svpsel_lane_b32 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b64.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b64.c new file mode 100644 index 0000000000000000000000000000000000000000..a59032a57f61b7698cc2deff9e59064b652bf27e --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b64.c @@ -0,0 +1,80 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.d\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svbool_t, + p0 = svpsel_lane_b64 (p2, p7, 0), + p0 = svpsel_lane_b64 (p2, p7, 0)) + +/* +** psel_lane_p2_p7_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p7, p8\.d\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p7_p8_w11, svbool_t, + p2 = svpsel_lane_b64 (p7, p8, w11), + p2 = svpsel_lane_b64 (p7, p8, w11)) + +/* +** psel_lane_p7_p8_p13_w12: +** psel p7, p8, p13\.d\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p7_p8_p13_w12, svbool_t, + p7 = svpsel_lane_b64 (p8, p13, w12), + p7 = svpsel_lane_b64 (p8, p13, w12)) + +/* +** psel_lane_p8_p13_p15_w15: +** psel p8, p13, p15\.d\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p8_p13_p15_w15, svbool_t, + p8 = svpsel_lane_b64 (p13, p15, w15), + p8 = svpsel_lane_b64 (p13, p15, w15)) + +/* +** psel_lane_p13_p15_p0_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p15, p0\.d\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p15_p0_w16, svbool_t, + p13 = svpsel_lane_b64 (p15, p0, w16), + p13 = svpsel_lane_b64 (p15, p0, w16)) + +/* +** psel_lane_p15_p13_p8_w12p1: +** psel p15, p13, p8\.d\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p13_p8_w12p1, svbool_t, + p15 = svpsel_lane_b64 (p13, p8, w12 + 1), + p15 = svpsel_lane_b64 (p13, p8, w12 + 1)) + +/* +** psel_lane_p0_p0_p0_w12p2: +** add (w[0-9]+), w12, #?2 +** psel p0, p0, p0\.d\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p0_w12p2, svbool_t, + p0 = svpsel_lane_b64 (p0, p0, w12 + 2), + p0 = svpsel_lane_b64 (p0, p0, w12 + 2)) + +/* +** psel_lane_p15_p15_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p15, p15, p15\.d\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p15_p15_w12m1, svbool_t, + p15 = svpsel_lane_b64 (p15, p15, w12 - 1), + p15 = svpsel_lane_b64 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b8.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b8.c new file mode 100644 index 0000000000000000000000000000000000000000..0dea85c4f1f91385902fffa815b222b2969f1d3c --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_b8.c @@ -0,0 +1,89 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.b\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svbool_t, + p0 = svpsel_lane_b8 (p2, p7, 0), + p0 = svpsel_lane_b8 (p2, p7, 0)) + +/* +** psel_lane_p2_p7_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p7, p8\.b\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p7_p8_w11, svbool_t, + p2 = svpsel_lane_b8 (p7, p8, w11), + p2 = svpsel_lane_b8 (p7, p8, w11)) + +/* +** psel_lane_p7_p8_p13_w12: +** psel p7, p8, p13\.b\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p7_p8_p13_w12, svbool_t, + p7 = svpsel_lane_b8 (p8, p13, w12), + p7 = svpsel_lane_b8 (p8, p13, w12)) + +/* +** psel_lane_p8_p13_p15_w15: +** psel p8, p13, p15\.b\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p8_p13_p15_w15, svbool_t, + p8 = svpsel_lane_b8 (p13, p15, w15), + p8 = svpsel_lane_b8 (p13, p15, w15)) + +/* +** psel_lane_p13_p15_p0_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p15, p0\.b\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p15_p0_w16, svbool_t, + p13 = svpsel_lane_b8 (p15, p0, w16), + p13 = svpsel_lane_b8 (p15, p0, w16)) + +/* +** psel_lane_p15_p13_p8_w12p1: +** psel p15, p13, p8\.b\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p13_p8_w12p1, svbool_t, + p15 = svpsel_lane_b8 (p13, p8, w12 + 1), + p15 = svpsel_lane_b8 (p13, p8, w12 + 1)) + +/* +** psel_lane_p13_p8_p7_w12p15: +** psel p13, p8, p7\.b\[w12, 15\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p8_p7_w12p15, svbool_t, + p13 = svpsel_lane_b8 (p8, p7, w12 + 15), + p13 = svpsel_lane_b8 (p8, p7, w12 + 15)) + +/* +** psel_lane_p0_p0_p0_w12p16: +** add (w[0-9]+), w12, #?16 +** psel p0, p0, p0\.b\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p0_w12p16, svbool_t, + p0 = svpsel_lane_b8 (p0, p0, w12 + 16), + p0 = svpsel_lane_b8 (p0, p0, w12 + 16)) + +/* +** psel_lane_p15_p15_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p15, p15, p15\.b\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p15_p15_p15_w12m1, svbool_t, + p15 = svpsel_lane_b8 (p15, p15, w12 - 1), + p15 = svpsel_lane_b8 (p15, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c16.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c16.c new file mode 100644 index 0000000000000000000000000000000000000000..039c72b83c8dafb621686875eafed773dec87d33 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c16.c @@ -0,0 +1,89 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.h\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svcount_t, + p0 = svpsel_lane_c16 (p2, p7, 0), + p0 = svpsel_lane_c16 (p2, p7, 0)) + +/* +** psel_lane_p2_p0_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p0, p8\.h\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p0_p8_w11, svcount_t, + p2 = svpsel_lane_c16 (p0, p8, w11), + p2 = svpsel_lane_c16 (p0, p8, w11)) + +/* +** psel_lane_p2_p13_p15_w12: +** psel p2, p13, p15\.h\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p15_w12, svcount_t, + p2 = svpsel_lane_c16 (p13, p15, w12), + p2 = svpsel_lane_c16 (p13, p15, w12)) + +/* +** psel_lane_p0_p13_p15_w15: +** psel p0, p13, p15\.h\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p13_p15_w15, svcount_t, + p0 = svpsel_lane_c16 (p13, p15, w15), + p0 = svpsel_lane_c16 (p13, p15, w15)) + +/* +** psel_lane_p13_p0_p15_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p0, p15\.h\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p0_p15_w16, svcount_t, + p13 = svpsel_lane_c16 (p0, p15, w16), + p13 = svpsel_lane_c16 (p0, p15, w16)) + +/* +** psel_lane_p2_p13_p8_w12p1: +** psel p2, p13, p8\.h\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p8_w12p1, svcount_t, + p2 = svpsel_lane_c16 (p13, p8, w12 + 1), + p2 = svpsel_lane_c16 (p13, p8, w12 + 1)) + +/* +** psel_lane_p13_p0_p7_w12p7: +** psel p13, p0, p7\.h\[w12, 7\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p0_p7_w12p7, svcount_t, + p13 = svpsel_lane_c16 (p0, p7, w12 + 7), + p13 = svpsel_lane_c16 (p0, p7, w12 + 7)) + +/* +** psel_lane_p0_p0_p15_w12p8: +** add (w[0-9]+), w12, #?8 +** psel p0, p0, p15\.h\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p15_w12p8, svcount_t, + p0 = svpsel_lane_c16 (p0, p15, w12 + 8), + p0 = svpsel_lane_c16 (p0, p15, w12 + 8)) + +/* +** psel_lane_p13_p13_p7_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p13, p13, p7\.h\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p13_p7_w12m1, svcount_t, + p13 = svpsel_lane_c16 (p13, p7, w12 - 1), + p13 = svpsel_lane_c16 (p13, p7, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c32.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c32.c new file mode 100644 index 0000000000000000000000000000000000000000..eaf195d93d2f9173c98f50a1d1dfb52499a2323f --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c32.c @@ -0,0 +1,89 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.s\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svcount_t, + p0 = svpsel_lane_c32 (p2, p7, 0), + p0 = svpsel_lane_c32 (p2, p7, 0)) + +/* +** psel_lane_p2_p13_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p13, p8\.s\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p8_w11, svcount_t, + p2 = svpsel_lane_c32 (p13, p8, w11), + p2 = svpsel_lane_c32 (p13, p8, w11)) + +/* +** psel_lane_p0_p13_p15_w12: +** psel p0, p13, p15\.s\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p13_p15_w12, svcount_t, + p0 = svpsel_lane_c32 (p13, p15, w12), + p0 = svpsel_lane_c32 (p13, p15, w12)) + +/* +** psel_lane_p2_p0_p15_w15: +** psel p2, p0, p15\.s\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p0_p15_w15, svcount_t, + p2 = svpsel_lane_c32 (p0, p15, w15), + p2 = svpsel_lane_c32 (p0, p15, w15)) + +/* +** psel_lane_p13_p0_p7_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p0, p7\.s\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p0_p7_w16, svcount_t, + p13 = svpsel_lane_c32 (p0, p7, w16), + p13 = svpsel_lane_c32 (p0, p7, w16)) + +/* +** psel_lane_p2_p13_p8_w12p1: +** psel p2, p13, p8\.s\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p8_w12p1, svcount_t, + p2 = svpsel_lane_c32 (p13, p8, w12 + 1), + p2 = svpsel_lane_c32 (p13, p8, w12 + 1)) + +/* +** psel_lane_p13_p0_p7_w12p3: +** psel p13, p0, p7\.s\[w12, 3\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p0_p7_w12p3, svcount_t, + p13 = svpsel_lane_c32 (p0, p7, w12 + 3), + p13 = svpsel_lane_c32 (p0, p7, w12 + 3)) + +/* +** psel_lane_p0_p0_p7_w12p4: +** add (w[0-9]+), w12, #?4 +** psel p0, p0, p7\.s\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p7_w12p4, svcount_t, + p0 = svpsel_lane_c32 (p0, p7, w12 + 4), + p0 = svpsel_lane_c32 (p0, p7, w12 + 4)) + +/* +** psel_lane_p13_p13_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p13, p13, p15\.s\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p13_p15_w12m1, svcount_t, + p13 = svpsel_lane_c32 (p13, p15, w12 - 1), + p13 = svpsel_lane_c32 (p13, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c64.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c64.c new file mode 100644 index 0000000000000000000000000000000000000000..70cfeca4fc82c88f4358e2d08e24b84dda8b6dba --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c64.c @@ -0,0 +1,80 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.d\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svcount_t, + p0 = svpsel_lane_c64 (p2, p7, 0), + p0 = svpsel_lane_c64 (p2, p7, 0)) + +/* +** psel_lane_p2_p13_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p13, p8\.d\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p8_w11, svcount_t, + p2 = svpsel_lane_c64 (p13, p8, w11), + p2 = svpsel_lane_c64 (p13, p8, w11)) + +/* +** psel_lane_p2_p0_p15_w12: +** psel p2, p0, p15\.d\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p0_p15_w12, svcount_t, + p2 = svpsel_lane_c64 (p0, p15, w12), + p2 = svpsel_lane_c64 (p0, p15, w12)) + +/* +** psel_lane_p0_p13_p15_w15: +** psel p0, p13, p15\.d\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p13_p15_w15, svcount_t, + p0 = svpsel_lane_c64 (p13, p15, w15), + p0 = svpsel_lane_c64 (p13, p15, w15)) + +/* +** psel_lane_p13_p0_p15_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p13, p0, p15\.d\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p0_p15_w16, svcount_t, + p13 = svpsel_lane_c64 (p0, p15, w16), + p13 = svpsel_lane_c64 (p0, p15, w16)) + +/* +** psel_lane_p2_p13_p8_w12p1: +** psel p2, p13, p8\.d\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p8_w12p1, svcount_t, + p2 = svpsel_lane_c64 (p13, p8, w12 + 1), + p2 = svpsel_lane_c64 (p13, p8, w12 + 1)) + +/* +** psel_lane_p0_p0_p8_w12p2: +** add (w[0-9]+), w12, #?2 +** psel p0, p0, p8\.d\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p8_w12p2, svcount_t, + p0 = svpsel_lane_c64 (p0, p8, w12 + 2), + p0 = svpsel_lane_c64 (p0, p8, w12 + 2)) + +/* +** psel_lane_p13_p13_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p13, p13, p15\.d\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p13_p15_w12m1, svcount_t, + p13 = svpsel_lane_c64 (p13, p15, w12 - 1), + p13 = svpsel_lane_c64 (p13, p15, w12 - 1)) diff --git a/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c8.c b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c8.c new file mode 100644 index 0000000000000000000000000000000000000000..b017962629f1c182d395209088835a0d78fd209d --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme2/acle-asm/psel_lane_c8.c @@ -0,0 +1,89 @@ +/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */ + +#include "test_sme2_acle.h" + +/* +** psel_lane_p0_p2_p7_0: +** mov [wx](1[2-5]), #?0 +** psel p0, p2, p7\.b\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p2_p7_0, svcount_t, + p0 = svpsel_lane_c8 (p2, p7, 0), + p0 = svpsel_lane_c8 (p2, p7, 0)) + +/* +** psel_lane_p2_p0_p8_w11: +** mov [wx](1[2-5]), [wx]11 +** psel p2, p0, p8\.b\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p0_p8_w11, svcount_t, + p2 = svpsel_lane_c8 (p0, p8, w11), + p2 = svpsel_lane_c8 (p0, p8, w11)) + +/* +** psel_lane_p0_p13_p15_w12: +** psel p0, p13, p15\.b\[w12, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p13_p15_w12, svcount_t, + p0 = svpsel_lane_c8 (p13, p15, w12), + p0 = svpsel_lane_c8 (p13, p15, w12)) + +/* +** psel_lane_p13_p0_p8_w15: +** psel p13, p0, p8\.b\[w15, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p0_p8_w15, svcount_t, + p13 = svpsel_lane_c8 (p0, p8, w15), + p13 = svpsel_lane_c8 (p0, p8, w15)) + +/* +** psel_lane_p2_p13_p7_w16: +** mov [wx](1[2-5]), [wx]16 +** psel p2, p13, p7\.b\[w\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p2_p13_p7_w16, svcount_t, + p2 = svpsel_lane_c8 (p13, p7, w16), + p2 = svpsel_lane_c8 (p13, p7, w16)) + +/* +** psel_lane_p0_p13_p8_w12p1: +** psel p0, p13, p8\.b\[w12, 1\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p13_p8_w12p1, svcount_t, + p0 = svpsel_lane_c8 (p13, p8, w12 + 1), + p0 = svpsel_lane_c8 (p13, p8, w12 + 1)) + +/* +** psel_lane_p13_p2_p7_w12p15: +** psel p13, p2, p7\.b\[w12, 15\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p2_p7_w12p15, svcount_t, + p13 = svpsel_lane_c8 (p2, p7, w12 + 15), + p13 = svpsel_lane_c8 (p2, p7, w12 + 15)) + +/* +** psel_lane_p0_p0_p15_w12p16: +** add (w[0-9]+), w12, #?16 +** psel p0, p0, p15\.b\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p0_p0_p15_w12p16, svcount_t, + p0 = svpsel_lane_c8 (p0, p15, w12 + 16), + p0 = svpsel_lane_c8 (p0, p15, w12 + 16)) + +/* +** psel_lane_p13_p13_p15_w12m1: +** sub (w[0-9]+), w12, #?1 +** psel p13, p13, p15\.b\[\1, 0\] +** ret +*/ +TEST_SELECT_P (psel_lane_p13_p13_p15_w12m1, svcount_t, + p13 = svpsel_lane_c8 (p13, p15, w12 - 1), + p13 = svpsel_lane_c8 (p13, p15, w12 - 1))