From patchwork Thu Jun 13 19:40:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Carl Love X-Patchwork-Id: 1947556 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256 header.s=pp1 header.b=UDc89qkS; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=8.43.85.97; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [8.43.85.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4W0XpT499bz1ydW for ; Fri, 14 Jun 2024 05:41:21 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id DA3173882126 for ; Thu, 13 Jun 2024 19:41:19 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mx0b-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5]) by sourceware.org (Postfix) with ESMTPS id 05F01388210C for ; Thu, 13 Jun 2024 19:40:54 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 05F01388210C Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=linux.ibm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=linux.ibm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 05F01388210C Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=148.163.158.5 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1718307657; cv=none; b=DeP/RX4g8lWN6gAWHx8284tM/+sF2AVwiboKlSpHRF4gjqO3L8/PMYTi7TuhZy73W6tV8XbGW+8hbQhRj4qRo3qfq/ZY1V+HS6VGAgEN+JvZSBjluMBOPhdvNUcnoIZVdNdMR9nJM4+eKmsloEkqjgYDBoxG9AVI2FvafdWpV/o= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1718307657; c=relaxed/simple; bh=MXUu6fbvMLuKp7aNQSUGpdV8EXEOuN7t8Phm1DOH/4g=; h=DKIM-Signature:Message-ID:Date:MIME-Version:Subject:To:From; b=otP22qmuIuMEIYri/9lWNKNmAmir/q+p3oYT9cXTHXfslcqDiaw2fRlYSU+THY+6MsKOG00Be59jg7uTODMhD4ZfCuptr78TqyUytRHCiEKi0/B3aToQQ/1SELufRmK6klBDuecU28pd8VkEbwGW5hB3w9iF8FSCC4jnvhDNifo= ARC-Authentication-Results: i=1; server2.sourceware.org Received: from pps.filterd (m0353724.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 45DHvLoA028870; Thu, 13 Jun 2024 19:40:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h= message-id:date:mime-version:subject:to:references:from :in-reply-to:content-type:content-transfer-encoding; s=pp1; bh=2 bBZZphQuIqEcSZKc/s87686lImcTnGBovPtb2FzBM4=; b=UDc89qkSA2hxCRag9 5oDdni/4xVJaFwxnvi3yX/ArHvvjTkViXhuec596xMG9hRN4M15eh5Hn74Qs6BB3 6IG91o2iZok+DXlcD11NE1Tv+K3J24BWmlxXJ74mERwwxFBx7hxP2vQaYgZiwhql atdAF9e1RsbcSJp7rsienArMEK3Fqt2HKzbtWRrvl2vwtYhuFxakxm/qx6LHzU3A uqYEnJ791jmWZDtPVfhZ6WkkEX9fIiDh/XZhHkZ68bMTvJWkNBkxcaFofmqjsLPf 1rq/UQE1EAs1mg/0JpZfjefifHTvt+righngPIADPQmK2kemECBs2nd1jpKtSEiq TTGqQ== Received: from ppma11.dal12v.mail.ibm.com (db.9e.1632.ip4.static.sl-reverse.com [50.22.158.219]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 3yr28g9032-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Jun 2024 19:40:54 +0000 (GMT) Received: from pps.filterd (ppma11.dal12v.mail.ibm.com [127.0.0.1]) by ppma11.dal12v.mail.ibm.com (8.17.1.19/8.17.1.19) with ESMTP id 45DHeo4X008786; Thu, 13 Jun 2024 19:40:53 GMT Received: from smtprelay01.wdc07v.mail.ibm.com ([172.16.1.68]) by ppma11.dal12v.mail.ibm.com (PPS) with ESMTPS id 3yn4b3tdmg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Jun 2024 19:40:53 +0000 Received: from smtpav02.dal12v.mail.ibm.com (smtpav02.dal12v.mail.ibm.com [10.241.53.101]) by smtprelay01.wdc07v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 45DJenCc45220538 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Thu, 13 Jun 2024 19:40:52 GMT Received: from smtpav02.dal12v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id B579E5807C; Thu, 13 Jun 2024 19:40:47 +0000 (GMT) Received: from smtpav02.dal12v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id DE20958070; Thu, 13 Jun 2024 19:40:46 +0000 (GMT) Received: from [9.67.70.111] (unknown [9.67.70.111]) by smtpav02.dal12v.mail.ibm.com (Postfix) with ESMTP; Thu, 13 Jun 2024 19:40:46 +0000 (GMT) Message-ID: Date: Thu, 13 Jun 2024 12:40:46 -0700 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: [PATCH 4/13 ver4] rs6000, extend the current vec_{un,}signed{e,o}, built-ins To: gcc-patches@gcc.gnu.org, Segher Boessenkool , "Kewen.Lin" , "bergner@linux.ibm.com" , Carl Love References: <073e4ca4-be47-4037-8719-035c4781b1a9@linux.ibm.com> Content-Language: en-US From: Carl Love In-Reply-To: <073e4ca4-be47-4037-8719-035c4781b1a9@linux.ibm.com> X-TM-AS-GCONF: 00 X-Proofpoint-GUID: Bh0-DKvGDsIpJWsCD-pChgdPU7ABYFu4 X-Proofpoint-ORIG-GUID: Bh0-DKvGDsIpJWsCD-pChgdPU7ABYFu4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-06-13_12,2024-06-13_02,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 clxscore=1015 suspectscore=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 spamscore=0 mlxscore=0 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405170001 definitions=main-2406130138 X-Spam-Status: No, score=-10.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, RCVD_IN_MSPIKE_H4, RCVD_IN_MSPIKE_WL, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org GCC maintainers: As noted the removal of __builtin_vsx_xvcvdpuxds_uns and __builtin_vsx_xvcvspuxws was moved to patch 2 in the seris. The patch has been updated per the comments from version 3. Please let me know if this patch is acceptable for mainline. Carl ------------------------------------------------------------------ rs6000, extend the current vec_{un,}signed{e,o} built-ins The built-ins __builtin_vsx_xvcvspsxds and __builtin_vsx_xvcvspuxds convert a vector of floats to signed/unsigned long long ints. Extend the existing vec_{un,}signed{e,o} built-ins to handle the argument vector of floats to return the even/odd signed/unsigned integers. The define expands vsignede_v4sf, vsignedo_v4sf, vunsignede_v4sf, vunsignedo_v4sf are added to support the new vec_{un,}signed{e,o} built-ins. The built-ins __builtin_vsx_xvcvspsxds and __builtin_vsx_xvcvspuxds are now for internal use only. They are not documented and they do not have testcases. The built-in __builtin_vsx_xvcvdpsxws is redundant as it is covered by vec_signed{e,o}, remove. The built-in __builtin_vsx_xvcvdpuxws is redundant as it is covered by vec_unsigned{e,o}, remove. Add testcases and update documentation. gcc/ChangeLog: * config/rs6000/rs6000-builtins.def: __builtin_vsx_xvcvdpsxws, __builtin_vsx_xvcvdpuxws): Removed. (__builtin_vsx_xvcvspsxds, __builtin_vsx_xvcvspuxds): Renamed __builtin_vsignede_v4sf, __builtin_vunsignede_v4sf respectively. (XVCVSPSXDS, XVCVSPUXDS): Renamed VEC_VSIGNEDE_V4SF, VEC_VUNSIGNEDE_V4SF respectively. (__builtin_vsignedo_v4sf, __builtin_vunsignedo_v4sf): New built-in definitions. * config/rs6000/rs6000-overload.def (vec_signede, vec_signedo, vec_unsignede,vec_unsignedo): Add new overloaded specifications. * config/rs6000/vsx.md (vsignede_v4sf, vsignedo_v4sf, vunsignede_v4sf, vunsignedo_v4sf): New define_expands. * doc/extend.texi (vec_signedo, vec_signede): Add documentation for new overloaded built-ins. gcc/testsuite/ChangeLog: * gcc.target/powerpc/builtins-3-runnable.c (test_unsigned_int_result, test_ll_unsigned_int_result): Add new argument. (vec_signede, vec_signedo, vec_unsignede, vec_unsignedo): New tests for the overloaded built-ins. --- gcc/config/rs6000/rs6000-builtins.def | 20 ++--- gcc/config/rs6000/rs6000-overload.def | 8 ++ gcc/config/rs6000/vsx.md | 84 +++++++++++++++++++ gcc/doc/extend.texi | 10 +++ .../gcc.target/powerpc/builtins-3-runnable.c | 49 +++++++++-- 5 files changed, 154 insertions(+), 17 deletions(-) diff --git a/gcc/config/rs6000/rs6000-builtins.def b/gcc/config/rs6000/rs6000-builtins.def index 322d27b7a0d..29a9deb3410 100644 --- a/gcc/config/rs6000/rs6000-builtins.def +++ b/gcc/config/rs6000/rs6000-builtins.def @@ -1688,26 +1688,26 @@ const vsll __builtin_vsx_xvcvdpsxds_scale (vd, const int); XVCVDPSXDS_SCALE vsx_xvcvdpsxds_scale {} - const vsi __builtin_vsx_xvcvdpsxws (vd); - XVCVDPSXWS vsx_xvcvdpsxws {} - const vsll __builtin_vsx_xvcvdpuxds (vd); XVCVDPUXDS vsx_fixuns_truncv2dfv2di2 {} const vsll __builtin_vsx_xvcvdpuxds_scale (vd, const int); XVCVDPUXDS_SCALE vsx_xvcvdpuxds_scale {} - const vsi __builtin_vsx_xvcvdpuxws (vd); - XVCVDPUXWS vsx_xvcvdpuxws {} - const vd __builtin_vsx_xvcvspdp (vf); XVCVSPDP vsx_xvcvspdp {} - const vsll __builtin_vsx_xvcvspsxds (vf); - XVCVSPSXDS vsx_xvcvspsxds {} + const vsll __builtin_vsignede_v4sf (vf); + VEC_VSIGNEDE_V4SF vsignede_v4sf {} + + const vsll __builtin_vsignedo_v4sf (vf); + VEC_VSIGNEDO_V4SF vsignedo_v4sf {} + + const vull __builtin_vunsignede_v4sf (vf); + VEC_VUNSIGNEDE_V4SF vunsignede_v4sf {} - const vsll __builtin_vsx_xvcvspuxds (vf); - XVCVSPUXDS vsx_xvcvspuxds {} + const vull __builtin_vunsignedo_v4sf (vf); + VEC_VUNSIGNEDO_V4SF vunsignedo_v4sf {} const vd __builtin_vsx_xvcvsxddp (vsll); XVCVSXDDP vsx_floatv2div2df2 {} diff --git a/gcc/config/rs6000/rs6000-overload.def b/gcc/config/rs6000/rs6000-overload.def index 84bd9ae6554..4d857bb1af3 100644 --- a/gcc/config/rs6000/rs6000-overload.def +++ b/gcc/config/rs6000/rs6000-overload.def @@ -3307,10 +3307,14 @@ [VEC_SIGNEDE, vec_signede, __builtin_vec_vsignede] vsi __builtin_vec_vsignede (vd); VEC_VSIGNEDE_V2DF + vsll __builtin_vec_vsignede (vf); + VEC_VSIGNEDE_V4SF [VEC_SIGNEDO, vec_signedo, __builtin_vec_vsignedo] vsi __builtin_vec_vsignedo (vd); VEC_VSIGNEDO_V2DF + vsll __builtin_vec_vsignedo (vf); + VEC_VSIGNEDO_V4SF [VEC_SIGNEXTI, vec_signexti, __builtin_vec_signexti] vsi __builtin_vec_signexti (vsc); @@ -4433,10 +4437,14 @@ [VEC_UNSIGNEDE, vec_unsignede, __builtin_vec_vunsignede] vui __builtin_vec_vunsignede (vd); VEC_VUNSIGNEDE_V2DF + vull __builtin_vec_vunsignede (vf); + VEC_VUNSIGNEDE_V4SF [VEC_UNSIGNEDO, vec_unsignedo, __builtin_vec_vunsignedo] vui __builtin_vec_vunsignedo (vd); VEC_VUNSIGNEDO_V2DF + vull __builtin_vec_vunsignedo (vf); + VEC_VUNSIGNEDO_V4SF [VEC_VEE, vec_extract_exp, __builtin_vec_extract_exp] vui __builtin_vec_extract_exp (vf); diff --git a/gcc/config/rs6000/vsx.md b/gcc/config/rs6000/vsx.md index f135fa079bd..0187bdbf90e 100644 --- a/gcc/config/rs6000/vsx.md +++ b/gcc/config/rs6000/vsx.md @@ -2704,6 +2704,90 @@ DONE; }) +;; Convert float vector even elements to signed long long vector +(define_expand "vsignede_v4sf" + [(match_operand:V2DI 0 "vsx_register_operand") + (match_operand:V4SF 1 "vsx_register_operand")] + "VECTOR_UNIT_VSX_P (V2DFmode)" +{ + if (BYTES_BIG_ENDIAN) + emit_insn (gen_vsx_xvcvspsxds_be (operands[0], operands[1])); + else + { + /* Shift left one word to put even word in correct location */ + rtx rtx_tmp = gen_reg_rtx (V4SFmode); + rtx rtx_val = GEN_INT (4); + emit_insn (gen_altivec_vsldoi_v4sf (rtx_tmp, operands[1], operands[1], + rtx_val)); + emit_insn (gen_vsx_xvcvspsxds_le (operands[0], rtx_tmp)); + } + + DONE; +}) + +;; Convert float vector odd elements to signed long long vector +(define_expand "vsignedo_v4sf" + [(match_operand:V2DI 0 "vsx_register_operand") + (match_operand:V4SF 1 "vsx_register_operand")] + "VECTOR_UNIT_VSX_P (V2DFmode)" +{ + if (BYTES_BIG_ENDIAN) + { + /* Shift left one word to put even word in correct location */ + rtx rtx_tmp = gen_reg_rtx (V4SFmode); + rtx rtx_val = GEN_INT (4); + emit_insn (gen_altivec_vsldoi_v4sf (rtx_tmp, operands[1], operands[1], + rtx_val)); + emit_insn (gen_vsx_xvcvspsxds_be (operands[0], rtx_tmp)); + } + else + emit_insn (gen_vsx_xvcvspsxds_le (operands[0], operands[1])); + + DONE; +}) + +;; Convert even vector elements to unsigned long long vector +(define_expand "vunsignede_v4sf" + [(match_operand:V2DI 0 "vsx_register_operand") + (match_operand:V4SF 1 "vsx_register_operand")] + "VECTOR_UNIT_VSX_P (V2DFmode)" +{ + if (BYTES_BIG_ENDIAN) + emit_insn (gen_vsx_xvcvspuxds_be (operands[0], operands[1])); + else + { + /* Shift left one word to put even word in correct location */ + rtx rtx_tmp = gen_reg_rtx (V4SFmode); + rtx rtx_val = GEN_INT (4); + emit_insn (gen_altivec_vsldoi_v4sf (rtx_tmp, operands[1], operands[1], + rtx_val)); + emit_insn (gen_vsx_xvcvspuxds_le (operands[0], rtx_tmp)); + } + + DONE; +}) + +;; Convert odd vector elements to unsigned long long vector +(define_expand "vunsignedo_v4sf" + [(match_operand:V2DI 0 "vsx_register_operand") + (match_operand:V4SF 1 "vsx_register_operand")] + "VECTOR_UNIT_VSX_P (V2DFmode)" +{ + if (BYTES_BIG_ENDIAN) + { + /* Shift left one word to put even word in correct location */ + rtx rtx_tmp = gen_reg_rtx (V4SFmode); + rtx rtx_val = GEN_INT (4); + emit_insn (gen_altivec_vsldoi_v4sf (rtx_tmp, operands[1], operands[1], + rtx_val)); + emit_insn (gen_vsx_xvcvspuxds_be (operands[0], rtx_tmp)); + } + else + emit_insn (gen_vsx_xvcvspuxds_le (operands[0], operands[1])); + + DONE; +}) + ;; Generate float2 double ;; convert two double to float (define_expand "float2_v2df" diff --git a/gcc/doc/extend.texi b/gcc/doc/extend.texi index 799a36586dc..b1620274285 100644 --- a/gcc/doc/extend.texi +++ b/gcc/doc/extend.texi @@ -22625,6 +22625,16 @@ if the VSX instruction set is available. The @samp{vec_vsx_ld} and @samp{vec_vsx_st} built-in functions always generate the VSX @samp{LXVD2X}, @samp{LXVW4X}, @samp{STXVD2X}, and @samp{STXVW4X} instructions. +@smallexample +vector signed long long vec_signedo (vector float); +vector signed long long vec_signede (vector float); +vector unsigned signed long long vec_signedo (vector float); +vector unsigned signed long long vec_signede (vector float); +@end smallexample + +The overloaded built-ins @code{vec_signedo} and @code{vec_signede} are +additional extensions to the built-ins as documented in the PVIPR. + @node PowerPC AltiVec Built-in Functions Available on ISA 2.07 @subsubsection PowerPC AltiVec Built-in Functions Available on ISA 2.07 diff --git a/gcc/testsuite/gcc.target/powerpc/builtins-3-runnable.c b/gcc/testsuite/gcc.target/powerpc/builtins-3-runnable.c index 5dcdfbee791..5c2481dd612 100644 --- a/gcc/testsuite/gcc.target/powerpc/builtins-3-runnable.c +++ b/gcc/testsuite/gcc.target/powerpc/builtins-3-runnable.c @@ -81,14 +81,15 @@ void test_unsigned_int_result(int check, vector unsigned int vec_result, } void test_ll_int_result(vector long long int vec_result, - vector long long int vec_expected) + vector long long int vec_expected, + char *string) { int i; for (i = 0; i < 2; i++) if (vec_result[i] != vec_expected[i]) { #ifdef DEBUG - printf("Test_ll_int_result: "); + printf("Test_ll_int_result %s: ", string); printf("vec_result[%d] (%lld) != vec_expected[%d] (%lld)\n", i, vec_result[i], i, vec_expected[i]); #else @@ -98,14 +99,15 @@ void test_ll_int_result(vector long long int vec_result, } void test_ll_unsigned_int_result(vector long long unsigned int vec_result, - vector long long unsigned int vec_expected) + vector long long unsigned int vec_expected, + char *string) { int i; for (i = 0; i < 2; i++) if (vec_result[i] != vec_expected[i]) { #ifdef DEBUG - printf("Test_ll_unsigned_int_result: "); + printf("Test_ll_unsigned_int_result %s: ", string); printf("vec_result[%d] (%lld) != vec_expected[%d] (%lld)\n", i, vec_result[i], i, vec_expected[i]); #else @@ -292,7 +294,8 @@ int main() vec_dble0 = (vector double){-124.930, 81234.49}; vec_ll_int_expected = (vector long long signed int){-124, 81234}; vec_ll_int_result = vec_signed (vec_dble0); - test_ll_int_result (vec_ll_int_result, vec_ll_int_expected); + test_ll_int_result (vec_ll_int_result, vec_ll_int_expected, + "vec_signed"); /* Convert double precision vector float to vector int, even words */ vec_dble0 = (vector double){-124.930, 81234.49}; @@ -321,12 +324,44 @@ int main() test_unsigned_int_result (ALL, vec_uns_int_result, vec_uns_int_expected); + /* Convert single precision vector float, even args, to vector + signed long long int. */ + vec_flt0 = (vector float){14.930, 834.49, -3.3, -5.4}; + vec_ll_int_expected = (vector signed long long int){14, -3}; + vec_ll_int_result = vec_signede (vec_flt0); + test_ll_int_result (vec_ll_int_result, vec_ll_int_expected, + "vec_signede"); + + /* Convert single precision vector float, odd args, to vector + signed long long int. */ + vec_flt0 = (vector float){14.930, 834.49, -3.3, -5.4}; + vec_ll_int_expected = (vector signed long long int){834, -5}; + vec_ll_int_result = vec_signedo (vec_flt0); + test_ll_int_result (vec_ll_int_result, vec_ll_int_expected, + "vec_signedo"); + + /* Convert single precision vector float, even args, to vector + unsigned long long int. */ + vec_flt0 = (vector float){14.930, 834.49, -3.3, -5.4}; + vec_ll_uns_int_expected = (vector unsigned long long int){14, 0}; + vec_ll_uns_int_result = vec_unsignede (vec_flt0); + test_ll_unsigned_int_result (vec_ll_uns_int_result, + vec_ll_uns_int_expected, "vec_unsignede"); + + /* Convert single precision vector float, odd args, to vector + unsigned long long int. */ + vec_flt0 = (vector float){14.930, 834.49, -3.3, -5.4}; + vec_ll_uns_int_expected = (vector unsigned long long int){834, 0}; + vec_ll_uns_int_result = vec_unsignedo (vec_flt0); + test_ll_unsigned_int_result (vec_ll_uns_int_result, + vec_ll_uns_int_expected, "vec_unsignedo"); + /* Convert double precision float to long long unsigned int */ vec_dble0 = (vector double){124.930, 8134.49}; vec_ll_uns_int_expected = (vector long long unsigned int){124, 8134}; vec_ll_uns_int_result = vec_unsigned (vec_dble0); test_ll_unsigned_int_result (vec_ll_uns_int_result, - vec_ll_uns_int_expected); + vec_ll_uns_int_expected, "vec_unsigned"); /* Convert double precision float to long long unsigned int. Negative arguments. */ @@ -334,7 +369,7 @@ int main() vec_ll_uns_int_expected = (vector long long unsigned int){0, 0}; vec_ll_uns_int_result = vec_unsigned (vec_dble0); test_ll_unsigned_int_result (vec_ll_uns_int_result, - vec_ll_uns_int_expected); + vec_ll_uns_int_expected, "vec_unsigned"); /* Convert double precision vector float to vector unsigned int, even words. Negative arguments */