From patchwork Wed May 6 20:31:09 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bill Schmidt X-Patchwork-Id: 1284745 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=sourceware.org; envelope-from=gcc-patches-bounces@gcc.gnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=gcc.gnu.org Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=gcc.gnu.org header.i=@gcc.gnu.org header.a=rsa-sha256 header.s=default header.b=vW05+/n6; dkim-atps=neutral Received: from sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 49HStz6BPnz9sRY for ; Thu, 7 May 2020 06:32:11 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 7FA2B3954C18; Wed, 6 May 2020 20:32:08 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 7FA2B3954C18 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1588797128; bh=Ji50drYXWdEYdY4p+zjvOcnkR7PKyiU/WnMsuM44N44=; h=To:Subject:Date:In-Reply-To:References:In-Reply-To:References: List-Id:List-Unsubscribe:List-Archive:List-Post:List-Help: List-Subscribe:From:Reply-To:Cc:From; b=vW05+/n6aBh17zbI2VyprdGc1d9h2zoOFA1Ft76URiu57e/ezah9YU3ixa5YRTZkU 61FNeLxtGZ5kgqOx6wlCydYqG0u+u/WLy8meyHQi+IRQRDNLWt73m5L3kt4Q91k8eC gDYybDxqKz8ccd+Mr7MPWIZUc3IOnL4gOPbRC/dE= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mx0a-001b2d01.pphosted.com (mx0a-001b2d01.pphosted.com [148.163.156.1]) by sourceware.org (Postfix) with ESMTPS id 1BCE43954827 for ; Wed, 6 May 2020 20:32:04 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org 1BCE43954827 Received: from pps.filterd (m0098404.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 046K2Ol7044579; Wed, 6 May 2020 16:32:03 -0400 Received: from pps.reinject (localhost [127.0.0.1]) by mx0a-001b2d01.pphosted.com with ESMTP id 30uf8jcg2y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 06 May 2020 16:32:03 -0400 Received: from m0098404.ppops.net (m0098404.ppops.net [127.0.0.1]) by pps.reinject (8.16.0.36/8.16.0.36) with SMTP id 046KSNHa171700; Wed, 6 May 2020 16:32:02 -0400 Received: from ppma04wdc.us.ibm.com (1a.90.2fa9.ip4.static.sl-reverse.com [169.47.144.26]) by mx0a-001b2d01.pphosted.com with ESMTP id 30uf8jcg21-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 06 May 2020 16:32:02 -0400 Received: from pps.filterd (ppma04wdc.us.ibm.com [127.0.0.1]) by ppma04wdc.us.ibm.com (8.16.0.27/8.16.0.27) with SMTP id 046KU64k016541; Wed, 6 May 2020 20:32:01 GMT Received: from b03cxnp07029.gho.boulder.ibm.com (b03cxnp07029.gho.boulder.ibm.com [9.17.130.16]) by ppma04wdc.us.ibm.com with ESMTP id 30s0g74229-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 06 May 2020 20:32:01 +0000 Received: from b03ledav005.gho.boulder.ibm.com (b03ledav005.gho.boulder.ibm.com [9.17.130.236]) by b03cxnp07029.gho.boulder.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 046KW0Eu52036032 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Wed, 6 May 2020 20:32:00 GMT Received: from b03ledav005.gho.boulder.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 82C8EBE056; Wed, 6 May 2020 20:32:00 +0000 (GMT) Received: from b03ledav005.gho.boulder.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 6431FBE053; Wed, 6 May 2020 20:31:55 +0000 (GMT) Received: from localhost (unknown [9.40.194.84]) by b03ledav005.gho.boulder.ibm.com (Postfix) with ESMTP; Wed, 6 May 2020 20:31:55 +0000 (GMT) To: gcc-patches@gcc.gnu.org Subject: [PATCH 2/4] rs6000: Tests for setbc Date: Wed, 6 May 2020 15:31:09 -0500 Message-Id: X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: X-TM-AS-GCONF: 00 X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.216, 18.0.676 definitions=2020-05-06_09:2020-05-05, 2020-05-06 signatures=0 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=1 bulkscore=0 impostorscore=0 spamscore=0 priorityscore=1501 malwarescore=0 mlxscore=0 lowpriorityscore=0 adultscore=0 mlxlogscore=816 phishscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2003020000 definitions=main-2005060158 X-Spam-Status: No, score=-14.2 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H2, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Bill Schmidt via Gcc-patches From: Bill Schmidt Reply-To: Bill Schmidt Cc: dje.gcc@gmail.com, segher@kernel.crashing.org Errors-To: gcc-patches-bounces@gcc.gnu.org Sender: "Gcc-patches" 2020-05-06 Segher Boessenkool * gcc.target/powerpc/setbc.h: New. * gcc.target/powerpc/setbceq.c: New. * gcc.target/powerpc/setbcge.c: New. * gcc.target/powerpc/setbcgt.c: New. * gcc.target/powerpc/setbcle.c: New. * gcc.target/powerpc/setbclt.c: New. * gcc.target/powerpc/setbcne.c: New. --- gcc/testsuite/gcc.target/powerpc/setbc.h | 27 ++++++++++++++++++++++ gcc/testsuite/gcc.target/powerpc/setbceq.c | 9 ++++++++ gcc/testsuite/gcc.target/powerpc/setbcge.c | 12 ++++++++++ gcc/testsuite/gcc.target/powerpc/setbcgt.c | 10 ++++++++ gcc/testsuite/gcc.target/powerpc/setbcle.c | 10 ++++++++ gcc/testsuite/gcc.target/powerpc/setbclt.c | 12 ++++++++++ gcc/testsuite/gcc.target/powerpc/setbcne.c | 9 ++++++++ 7 files changed, 89 insertions(+) create mode 100644 gcc/testsuite/gcc.target/powerpc/setbc.h create mode 100644 gcc/testsuite/gcc.target/powerpc/setbceq.c create mode 100644 gcc/testsuite/gcc.target/powerpc/setbcge.c create mode 100644 gcc/testsuite/gcc.target/powerpc/setbcgt.c create mode 100644 gcc/testsuite/gcc.target/powerpc/setbcle.c create mode 100644 gcc/testsuite/gcc.target/powerpc/setbclt.c create mode 100644 gcc/testsuite/gcc.target/powerpc/setbcne.c diff --git a/gcc/testsuite/gcc.target/powerpc/setbc.h b/gcc/testsuite/gcc.target/powerpc/setbc.h new file mode 100644 index 00000000000..51334246eca --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbc.h @@ -0,0 +1,27 @@ +#define XSTR(a,b) a ## b +#define T(a,b) XSTR(a,b) + +int T(NAME,ii)(int a, int b) { return a CODE b; } +int T(NAME,il)(long a, long b) { return a CODE b; } +long T(NAME,li)(int a, int b) { return a CODE b; } +long T(NAME,ll)(long a, long b) { return a CODE b; } + +int T(NAME,iin0)(int a) { return a CODE 0; } +int T(NAME,iln0)(long a) { return a CODE 0; } +long T(NAME,lin0)(int a) { return a CODE 0; } +long T(NAME,lln0)(long a) { return a CODE 0; } + +int T(NAME,iin1)(int a) { return a CODE 1; } +int T(NAME,iln1)(long a) { return a CODE 1; } +long T(NAME,lin1)(int a) { return a CODE 1; } +long T(NAME,lln1)(long a) { return a CODE 1; } + +int T(NAME,iinm1)(int a) { return a CODE -1; } +int T(NAME,ilnm1)(long a) { return a CODE -1; } +long T(NAME,linm1)(int a) { return a CODE -1; } +long T(NAME,llnm1)(long a) { return a CODE -1; } + +int T(NAME,iin42)(int a) { return a CODE 42; } +int T(NAME,iln42)(long a) { return a CODE 42; } +long T(NAME,lin42)(int a) { return a CODE 42; } +long T(NAME,lln42)(long a) { return a CODE 42; } diff --git a/gcc/testsuite/gcc.target/powerpc/setbceq.c b/gcc/testsuite/gcc.target/powerpc/setbceq.c new file mode 100644 index 00000000000..ee3cbffa6f5 --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbceq.c @@ -0,0 +1,9 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -mcpu=future" } */ + +#define NAME eq +#define CODE == + +#include "setbc.h" + +/* { dg-final { scan-assembler-times {\msetbc\M} 20 } } */ diff --git a/gcc/testsuite/gcc.target/powerpc/setbcge.c b/gcc/testsuite/gcc.target/powerpc/setbcge.c new file mode 100644 index 00000000000..06d58159768 --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbcge.c @@ -0,0 +1,12 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -mcpu=future" } */ + +#define NAME ge +#define CODE >= + +#include "setbc.h" + +/* "x >= 0" is done without setbc. + The generic code sometimes transforms "x >= A" to "x > A-1"; we allow + either here. */ +/* { dg-final { scan-assembler-times {\msetbcr?\M} 16 } } */ diff --git a/gcc/testsuite/gcc.target/powerpc/setbcgt.c b/gcc/testsuite/gcc.target/powerpc/setbcgt.c new file mode 100644 index 00000000000..864ae3a7e44 --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbcgt.c @@ -0,0 +1,10 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -mcpu=future" } */ + +#define NAME gt +#define CODE > + +#include "setbc.h" + +/* "x > -1" is done without setbc. */ +/* { dg-final { scan-assembler-times {\msetbc\M} 16 } } */ diff --git a/gcc/testsuite/gcc.target/powerpc/setbcle.c b/gcc/testsuite/gcc.target/powerpc/setbcle.c new file mode 100644 index 00000000000..05df4075b1c --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbcle.c @@ -0,0 +1,10 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -mcpu=future" } */ + +#define NAME le +#define CODE <= + +#include "setbc.h" + +/* "x <= -1" is done without setbc. */ +/* { dg-final { scan-assembler-times {\msetbcr\M} 16 } } */ diff --git a/gcc/testsuite/gcc.target/powerpc/setbclt.c b/gcc/testsuite/gcc.target/powerpc/setbclt.c new file mode 100644 index 00000000000..52ffb1fd7e1 --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbclt.c @@ -0,0 +1,12 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -mcpu=future" } */ + +#define NAME lt +#define CODE < + +#include "setbc.h" + +/* "x < 0" is done without setbc. + The generic code sometimes transforms "x < A" to "x <= A-1"; we allow + either here. */ +/* { dg-final { scan-assembler-times {\msetbcr?\M} 16 } } */ diff --git a/gcc/testsuite/gcc.target/powerpc/setbcne.c b/gcc/testsuite/gcc.target/powerpc/setbcne.c new file mode 100644 index 00000000000..841448ab5e5 --- /dev/null +++ b/gcc/testsuite/gcc.target/powerpc/setbcne.c @@ -0,0 +1,9 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -mcpu=future" } */ + +#define NAME ne +#define CODE != + +#include "setbc.h" + +/* { dg-final { scan-assembler-times {\msetbcr\M} 20 } } */