From patchwork Fri Jul 26 09:20:57 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tamar Christina X-Patchwork-Id: 1965225 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=PNqqYa17; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=PNqqYa17; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4WVj1w06F9z1yY5 for ; Fri, 26 Jul 2024 19:21:56 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 9782A3870C29 for ; Fri, 26 Jul 2024 09:21:53 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on20601.outbound.protection.outlook.com [IPv6:2a01:111:f403:260e::601]) by sourceware.org (Postfix) with ESMTPS id C51983858408; Fri, 26 Jul 2024 09:21:19 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org C51983858408 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org C51983858408 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:260e::601 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1721985685; cv=pass; b=cLzJleOUBu/awWPFoQ20D+jz7Fg0wYLtlH3cTfhbaDFBEcHjA/aP/H7LxvpUY7uu9ZvkN3tMV1RfWipqSUeJ29UUY1T+YV3Fxk3lGNRlDU+X++cmnql1BXSmXdl6ba1tbpDaaQY2NWSU+FVTT+DBVjCGoYUBD2W8P/mm+HYqoso= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1721985685; c=relaxed/simple; bh=r7wpHHbVGwhv+er/xSDrL/eOCIAF/yKHa0ZHGyi4bCs=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=WErQTA4/2FQXii1XOS/K3loBaWoMXf6GOmrVCHfA4wxDmCdv1K8ClPlTHyyJoVh0EMC6MGfMRRUffuySgmdbtP6LmDeWIyMF9VT/J7IazGi6LEMyE+7BRH766m2ftRygIVGj3xf9lJasbPSG51Q1K4MqFCdUYlKVOb43+112TFI= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=wjC0ZZpktjscKjANjN/6s4q/+lEVEpXusDHcLaeTVVxPf+ZCGjHfoiiDiDHJyyCmDOMt2km0+IAPp1R/Sd5e76T1siECeudcEcCj6kajnQQ12HW01NYTT6g/G2M7XqfhTTi6ZSh8q2u4xCKiZZHxLvA/Lz7S2Lu8SnweSpXh8R9PicDs07FS/Aa77UYixa1hdyO/g1/pQTCYq7A8AtiiKW72SKdtGyFIwII0K8rZmYdqbd0M57Ko4ZhSrMXnF4npR+q2V5I8gUtZdngo+QVZDCeO7I306NCttgnnggopc9bWfhxxy9yMT46ysIs3lLFVbQnXLrW+sYL4XhcSvOtBLw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=P2bDV9yBHhohubgKzurw85tbiLMygeOK4V4wygmn/48=; b=DDRD/mOfCpHVwYFaQ2dEBVR78iWKER6f1eiNYk3vgcGNMp/vLWhJjgrwKTsmaiyg5siejhrBz+tG5dCSfQ/3UtcprAKmnWTtweSYHSSQFvaM/uF5n8Udl6NY8SICzhCx9myxwwQahHhwazBE7xYv5kfiIfwINjedgIYzrOdjra9Bgf6bYACiJmVzjGd3sbDl1w3OUpQozch4QlVUOU8lfOJ7D/Ct/4/7jKKL7QUONBH+DxQwpwcWbgxZZbG6yu5kO3RRFEPyaXXjD4/22W4BOuFgRveUmqUoalpdqY8Tbe8iQvHgU1Xcetd6VyOQvE6Pew+0MgkFBVWYFrdntqxy9Q== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=P2bDV9yBHhohubgKzurw85tbiLMygeOK4V4wygmn/48=; b=PNqqYa17W6CzWxuG32aqenmohinccXpyG8wnMXl43b6PevkjlwP3ETkIskxDWwI8eJx4gk68vaBB4PmoQgWuykuUuqWNt3pSpT/QCz36LEnQw7ST03JqzLPiMLSp6bmN728CwRqrnXcphKJ8kAlOXQmvPX9HS9v4SA5h2snY5ow= Received: from AS9PR05CA0057.eurprd05.prod.outlook.com (2603:10a6:20b:489::35) by DB9PR08MB8359.eurprd08.prod.outlook.com (2603:10a6:10:3d9::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7784.20; Fri, 26 Jul 2024 09:21:15 +0000 Received: from AM1PEPF000252DB.eurprd07.prod.outlook.com (2603:10a6:20b:489:cafe::26) by AS9PR05CA0057.outlook.office365.com (2603:10a6:20b:489::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7784.19 via Frontend Transport; Fri, 26 Jul 2024 09:21:15 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM1PEPF000252DB.mail.protection.outlook.com (10.167.16.53) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7784.11 via Frontend Transport; Fri, 26 Jul 2024 09:21:15 +0000 Received: ("Tessian outbound 0808e8e76ea3:v365"); Fri, 26 Jul 2024 09:21:15 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 7cecced84b692997 X-CR-MTA-TID: 64aa7808 Received: from L922f60840beb.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 40575899-2BD2-4B90-B677-4A6CD91AD10B.1; Fri, 26 Jul 2024 09:21:03 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L922f60840beb.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 26 Jul 2024 09:21:03 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JcYH9tYgSDfb/353ictAQuTVfRkjB+aZ1MbgiCmGp2es9EyuZoLC9daEUMB7TxqaIuSRQmcct6rGy0cSlJWJrlOzx+WCRRrCh4cTtkW4W3ty5G0cOIR3rPcv2R64ggcKO+yVZ01gpke0+ZX+VKeVG4Rz3ie/nwkkkPs8TinC+9ekscKBV8kerqAczIwgn7cPTap/IfrJW67CeKNgKQgDrO+NE/2TTP6rQJM6MOJyDw3oH/j86aNZPqjxpXsIfF/oRtyjAqWmgateA+czAf9N/e9L8xZ2BmuqfJtf3T1wVcHVhLkNqw4iYrtBsKyHgtrgbpOP/JsL37yhoJyldFtioQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=P2bDV9yBHhohubgKzurw85tbiLMygeOK4V4wygmn/48=; b=Q1+dPza94120WbiD1jcHW4cGfIFNw2cf3N7VzHQYOVBeHS2dY2yHCQ2UneH4C5qQ5TsHO7X1SnN+RFmKMhNMTmGLk6/cnkySTtrG4bBrkuMb0t1ZbqTdJtIyjADzZNc7DAy+YPcJ33CXK2KDhiNFOX2K86chqIwDSOIW2mKuKzJncF/+KZu5vrIwmiU7dBAEOtTskPsdAEdVSri4MEIEbXBE848usqn3dXBHKn6Jm+rvt/rWOEG7LHrY8ZH73tzeigc+Kj25JBoe8QQXAMJnUiVFRutMdGF8rRNCrR4smk1hUOaxzgkxprgZxGWzaiYQ6REBCmyo/P27TeW9QRf1XQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=P2bDV9yBHhohubgKzurw85tbiLMygeOK4V4wygmn/48=; b=PNqqYa17W6CzWxuG32aqenmohinccXpyG8wnMXl43b6PevkjlwP3ETkIskxDWwI8eJx4gk68vaBB4PmoQgWuykuUuqWNt3pSpT/QCz36LEnQw7ST03JqzLPiMLSp6bmN728CwRqrnXcphKJ8kAlOXQmvPX9HS9v4SA5h2snY5ow= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) by GV2PR08MB8098.eurprd08.prod.outlook.com (2603:10a6:150:76::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7784.16; Fri, 26 Jul 2024 09:21:00 +0000 Received: from VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::89dc:c731:362b:7c69]) by VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::89dc:c731:362b:7c69%6]) with mapi id 15.20.7784.020; Fri, 26 Jul 2024 09:21:00 +0000 Date: Fri, 26 Jul 2024 10:20:57 +0100 From: Tamar Christina To: gcc-patches@gcc.gnu.org Cc: nd@arm.com, Richard.Earnshaw@arm.com, Marcus.Shawcroft@arm.com, ktkachov@gcc.gnu.org, richard.sandiford@arm.com Subject: [PATCH 4/8]AArch64: Add Neoverse N3 and Cortex-A725 core definition and cost model Message-ID: Content-Disposition: inline In-Reply-To: X-ClientProxiedBy: LO4P123CA0549.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:319::18) To VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VI1PR08MB5325:EE_|GV2PR08MB8098:EE_|AM1PEPF000252DB:EE_|DB9PR08MB8359:EE_ X-MS-Office365-Filtering-Correlation-Id: 2e8d3204-1fd4-4935-17be-08dcad544cc3 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0;ARA:13230040|376014|1800799024|366016; X-Microsoft-Antispam-Message-Info-Original: +EVJiKY98IIHvKA3C64BkI2eisr6zaB1gw4Yul1KDiimhnsioOOcxnWxSE4BdbwveZgTeConEJ6vc8GtzF4xv8bnA7P25eXouF4uuY1CmjQuavMjgIR3FHqDFO6KhcripiQXAwwJEFEacI2xr/+OUEh+Nfy+pKrYLNeY0AqXHf0u7fcG5764ZN2LjbG39wf3/UO8yfzMjfm4hoF0JL+wBEu1jqA3AEED0L/rVkSAjT8ipTClbLk2L1x/dpL7DifGWI1ZQRi39g29gdmdSLnW0bBJoTititE4OrJANNXSpryJ0SS0lLkB5STDnY2Uc0KAm0598C3bZVszGvRkphWwTElfxiYaaG6xsC9mo+LiEkxaT5kTxiJIaXhW8iZAIOBmjayottSkD7RmSJYqYwMkASeFsex63RA6aiS9v8FVhLKccPUAWTmYfJToRiTKR2VS0T8wHMcYwtvrtWxwbn6rkNjzXYsn2uyJ9Xrfet92UBC9aLTgNMYM4dWbLiGdMAZ6UJPUvtW33+JbwdbDMeps0CZVl/xyd22IFpX8RKN8XXIJyqZNkdndVjwesGlfykgl7Arg6Mj5hdeIMgykPcPosGi9NUyBjrTCv55BU3AGJOxEGtZi/g/lJ5DD8jFM/9r8QZ2q7/5sEPJ67FE8WGVIq2lbviffgJiUJ0ZDe88h3eyLOMdW1IsOPyAEKYbvTfhV/lBJ9wCVZsh06Ty9z+ErQUmqBO0Cbpg1hulE5+CH9TAvs3+T9XcFz4fTXHVGqZzahjn7042KrRCGqiHZJA8YYkNpsQGr+ak0G1NrH5MjPh3ju6c01xd3D7NgdDiWk/nVL1+icB/IXcuZgAd0AKyilWDs8jBqeUhyFGosHN7Zp2j6NikXhgxMpVqFy7XtbxtvbI4KMBOBjGf+TSYi5TYjG5bTrcNrB78WZP0ELHkDPoT0w+RAlh7fMW1RMtTwltupJ6AsjEUHLr2Ja6n4eHCgIbwndQ2Pf0ttgEz6jlUKLtlQHMT5eoIku89L8e2Y0wMI9KMMH7Sqv1FqO0y2VfVtzG/t7VvPzLHkCr78bkHtNHwFfbs6KUP3w0GbG4UDi/X/T+ut+5YaUvmHUuvX9jYdBYMl9NMFVK4KUX45Bqf8b2WPTJH2O4tMWjYbP17FUrFqcuAKDEhYylpwXLfkSC9+e6YarCHYbpHRWgM4KSd8IH3CcC9QTtjyMpMhlYnUdYrkgR9jntwO96s5t1HJ0ZaeATB+fruzW+W/tyV/cCV+WXGFWVMuOu8xzk8/8iByT3AY4X1J/ytnQTN760zAVW1G+YW56GYT3lJ2PCB5ms+Py0s= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR08MB5325.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(1800799024)(366016); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB8098 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:803:13e::17]; domain=VI1PR08MB5325.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM1PEPF000252DB.eurprd07.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 21f48f35-6bfc-40b9-cd97-08dcad544397 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|82310400026|34020700016|36860700013|35042699022; X-Microsoft-Antispam-Message-Info: =?utf-8?q?8Z7js4kR0GCuUtchbKPly8GatkWG/pH?= =?utf-8?q?EMaMKrBFNetF3nhl7mS1KtDv+UfYUB6Nzj2jNCPiDsIR7f/VESacvopONjFAmP+Rp?= =?utf-8?q?U7yxwXH9Gd7SCenCCg1cdhTbR7d/b+O8Y0UbO/Jby6yWSx2N3Cu2NKkxKWZfoLliu?= =?utf-8?q?MPUhGISEtMAfGseAMcDF5eDFjRzt6Df5nQjqeIFCcB2Gn0pRXuGz8m/w/25T29muu?= =?utf-8?q?fjIWHOn8+FAkLgQ4ffxMtiyFfUjD7JAp4mur7u04O8aWVIvqKsMnBWtSumJlDmSOG?= =?utf-8?q?kJ0ALUkEMGsbxMHnnmvzXhGCAG5IBOT5QVbs1TsJinZy4b4GZq+pQC/+Mq3uZU/wn?= =?utf-8?q?r0o3utn8CL0cJVzC50VR3npHcOGBtIcMUrUMVYngCEhBZfGmIqmjHoGzhiQfKCmOh?= =?utf-8?q?LbFg6nu9Ozf0FwiajFLjZPCiLzW4W2Zb0HhqK62xkRxVLvY8ZQunXwnJUT+r5LuIM?= =?utf-8?q?VhIKV+anq8mGBZ9oxxnYO/BlUfbvwFqE/+dqQnyunsSCcQoLWizN1IqlNnMN0R90f?= =?utf-8?q?XdcVWhmW6WxlY24CxL5aAJxH2+s8nw3YUuHyydnE2E7XjBZGWSGy2/xKGh1ngy0nF?= =?utf-8?q?wvPsm5+ncM/vho8j5hglG/VopUAQ3YJ/YoI16WQKr9Upb5aismGQQuAm8wkqL2XiR?= =?utf-8?q?YDYiL39CjwZSWo0SlWZTFX2SNTOT90Mq+Y658tZaPKFxl/RPd/OBmy6K8dz6pfkun?= =?utf-8?q?Lw6dFOIF6CbOcA5WZ7CT33UEiNcbbJtrLDrwRdY3LICrf2oHjBTrsnKD9k88ED6RY?= =?utf-8?q?L/aQrJeMvR6kNYQAOst8eoXkWbR937CYmgDm+6sum6cYi5H84vtRrvJF7XxyxAhPO?= =?utf-8?q?vwH2p19OMOgKkX/w6iBCgcuvmWdSF2fMRFOH+GypQFC2pf8jiuKo0itjlNNV7I875?= =?utf-8?q?eeoyG5bfC57BrgV9T4orgtMzQKjkCb0JUviLErObERj7D4zerW/hsVV1d+FMU6Hly?= =?utf-8?q?ZqzihLKcYqKqJyUlCDMIoeAoMibjJKGKUzQC14pw2aK+f0XSKpgY2Mz+wxTAnM/XL?= =?utf-8?q?qBBPdsXy/iWD2v+C8aMlKf1kv8/8ExnL77QfO/tKzGhdASqPJRm/9/p91sBqSME10?= =?utf-8?q?CHWnQtwshffYkyp0amsR11766DJe3K4mwK2ipxn9vtYZ7JvWO8+OexkRmpKVp1I1s?= =?utf-8?q?RTA7ZXLkKnF2dc/kTdp+jWRoHVyus1Kk1aUcgNUeT+Kvrj6j9Grg/ZSRZ7hFnnnIl?= =?utf-8?q?SLVPoRD9f7nkptqediODJZBIql53oPOArXd0KOC1hCxd3RKSnws6nPdYq9n8P3jrB?= =?utf-8?q?iu8T8gta6GZdecR1WgWPEW4VQ98kBmlxNq171catfUTc9enYJbRmIIxBY76nR7M1i?= =?utf-8?q?iF/RwTezu7oW3O4Vva1eIyixrFWGFwK9TQ=3D=3D?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230040)(1800799024)(376014)(82310400026)(34020700016)(36860700013)(35042699022); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Jul 2024 09:21:15.5698 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2e8d3204-1fd4-4935-17be-08dcad544cc3 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM1PEPF000252DB.eurprd07.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB8359 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, KAM_LOTSOFHASH, KAM_SHORT, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org Hi All, This adds a cost model and core definition for Neoverse N3 and Cortex-A725. It also makes Cortex-A725 use the Neoverse N3 cost model. Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. Ok for master? Thanks, Tamar gcc/ChangeLog: * config/aarch64/aarch64-cores.def (neoverse-n3, cortex-a725): New. * config/aarch64/aarch64-tune.md: Regenerate. * config/aarch64/tuning_models/neoversen3.h: New file. * config/aarch64/aarch64.cc: Use it. * doc/invoke.texi: Document it. --- -- diff --git a/gcc/config/aarch64/aarch64-cores.def b/gcc/config/aarch64/aarch64-cores.def index 72c20b8bc22ba8db4a1e6fdb1ff623020539042b..d70176e86271a65a3610786064432099cd1e75ee 100644 --- a/gcc/config/aarch64/aarch64-cores.def +++ b/gcc/config/aarch64/aarch64-cores.def @@ -183,6 +183,7 @@ AARCH64_CORE("cortex-a710", cortexa710, cortexa57, V9A, (SVE2_BITPERM, MEMTAG, AARCH64_CORE("cortex-a715", cortexa715, cortexa57, V9A, (SVE2_BITPERM, MEMTAG, I8MM, BF16), neoversen2, 0x41, 0xd4d, -1) AARCH64_CORE("cortex-a720", cortexa720, cortexa57, V9_2A, (SVE2_BITPERM, MEMTAG, PROFILE), neoversen2, 0x41, 0xd81, -1) +AARCH64_CORE("cortex-a725", cortexa725, cortexa57, V9_2A, (SVE2_BITPERM, MEMTAG, PROFILE), neoversen3, 0x41, 0xd87, -1) AARCH64_CORE("cortex-x2", cortexx2, cortexa57, V9A, (SVE2_BITPERM, MEMTAG, I8MM, BF16), neoversen2, 0x41, 0xd48, -1) @@ -192,6 +193,7 @@ AARCH64_CORE("cortex-x4", cortexx4, cortexa57, V9_2A, (SVE2_BITPERM, MEMTAG, P AARCH64_CORE("neoverse-n2", neoversen2, cortexa57, V9A, (I8MM, BF16, SVE2_BITPERM, RNG, MEMTAG, PROFILE), neoversen2, 0x41, 0xd49, -1) AARCH64_CORE("cobalt-100", cobalt100, cortexa57, V9A, (I8MM, BF16, SVE2_BITPERM, RNG, MEMTAG, PROFILE), neoversen2, 0x6d, 0xd49, -1) +AARCH64_CORE("neoverse-n3", neoversen3, cortexa57, V9_2A, (SVE2_BITPERM, RNG, MEMTAG, PROFILE), neoversen3, 0x41, 0xd8e, -1) AARCH64_CORE("neoverse-v2", neoversev2, cortexa57, V9A, (I8MM, BF16, SVE2_BITPERM, RNG, MEMTAG, PROFILE), neoversev2, 0x41, 0xd4f, -1) AARCH64_CORE("grace", grace, cortexa57, V9A, (I8MM, BF16, SVE2_BITPERM, SVE2_AES, SVE2_SHA3, SVE2_SM4, PROFILE), neoversev2, 0x41, 0xd4f, -1) diff --git a/gcc/config/aarch64/aarch64-tune.md b/gcc/config/aarch64/aarch64-tune.md index b02e891086ccc60aa5eac3b28206b240ef7937e8..d71c631b01c767633cc1e9c362ac51533a87c53f 100644 --- a/gcc/config/aarch64/aarch64-tune.md +++ b/gcc/config/aarch64/aarch64-tune.md @@ -1,5 +1,5 @@ ;; -*- buffer-read-only: t -*- ;; Generated automatically by gentune.sh from aarch64-cores.def (define_attr "tune" - "cortexa34,cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88,thunderxt88p1,octeontx,octeontxt81,octeontxt83,thunderxt81,thunderxt83,ampere1,ampere1a,ampere1b,emag,xgene1,falkor,qdf24xx,exynosm1,phecda,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,cortexa76ae,cortexa77,cortexa78,cortexa78ae,cortexa78c,cortexa65,cortexa65ae,cortexx1,cortexx1c,neoversen1,ares,neoversee1,octeontx2,octeontx2t98,octeontx2t96,octeontx2t93,octeontx2f95,octeontx2f95n,octeontx2f95mm,a64fx,tsv110,thunderx3t110,neoversev1,zeus,neoverse512tvb,saphira,oryon1,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55,cortexr82,cortexa510,cortexa520,cortexa710,cortexa715,cortexa720,cortexx2,cortexx3,cortexx4,neoversen2,cobalt100,neoversev2,grace,neoversev3,neoversev3ae,demeter,generic,generic_armv8_a,generic_armv9_a" + "cortexa34,cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88,thunderxt88p1,octeontx,octeontxt81,octeontxt83,thunderxt81,thunderxt83,ampere1,ampere1a,ampere1b,emag,xgene1,falkor,qdf24xx,exynosm1,phecda,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,cortexa76ae,cortexa77,cortexa78,cortexa78ae,cortexa78c,cortexa65,cortexa65ae,cortexx1,cortexx1c,neoversen1,ares,neoversee1,octeontx2,octeontx2t98,octeontx2t96,octeontx2t93,octeontx2f95,octeontx2f95n,octeontx2f95mm,a64fx,tsv110,thunderx3t110,neoversev1,zeus,neoverse512tvb,saphira,oryon1,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55,cortexr82,cortexa510,cortexa520,cortexa710,cortexa715,cortexa720,cortexa725,cortexx2,cortexx3,cortexx4,neoversen2,cobalt100,neoversen3,neoversev2,grace,neoversev3,neoversev3ae,demeter,generic,generic_armv8_a,generic_armv9_a" (const (symbol_ref "((enum attr_tune) aarch64_tune)"))) diff --git a/gcc/config/aarch64/aarch64.cc b/gcc/config/aarch64/aarch64.cc index 3b7bbf0399405b1ccda71e563de846a2161ac580..8f4abe4d560a6b5b83667946ee3a2178cfec270a 100644 --- a/gcc/config/aarch64/aarch64.cc +++ b/gcc/config/aarch64/aarch64.cc @@ -412,6 +412,7 @@ static const struct aarch64_flag_desc aarch64_tuning_flags[] = #include "tuning_models/neoversev1.h" #include "tuning_models/neoverse512tvb.h" #include "tuning_models/neoversen2.h" +#include "tuning_models/neoversen3.h" #include "tuning_models/neoversev2.h" #include "tuning_models/neoversev3.h" #include "tuning_models/neoversev3ae.h" diff --git a/gcc/config/aarch64/tuning_models/neoversen3.h b/gcc/config/aarch64/tuning_models/neoversen3.h new file mode 100644 index 0000000000000000000000000000000000000000..95e41b0a61326ecf4dc1ed09c8323991811b65ec --- /dev/null +++ b/gcc/config/aarch64/tuning_models/neoversen3.h @@ -0,0 +1,245 @@ +/* Tuning model description for AArch64 architecture. + Copyright (C) 2009-2024 Free Software Foundation, Inc. + + This file is part of GCC. + + GCC is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3, or (at your option) + any later version. + + GCC is distributed in the hope that it will be useful, but + WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + General Public License for more details. + + You should have received a copy of the GNU General Public License + along with GCC; see the file COPYING3. If not see + . */ + +#ifndef GCC_AARCH64_H_NEOVERSEN3 +#define GCC_AARCH64_H_NEOVERSEN3 + +#include "generic.h" + +static const struct cpu_addrcost_table neoversen3_addrcost_table = +{ + { + 1, /* hi */ + 0, /* si */ + 0, /* di */ + 1, /* ti */ + }, + 0, /* pre_modify */ + 0, /* post_modify */ + 2, /* post_modify_ld3_st3 */ + 2, /* post_modify_ld4_st4 */ + 0, /* register_offset */ + 0, /* register_sextend */ + 0, /* register_zextend */ + 0 /* imm_offset */ +}; + +static const struct cpu_regmove_cost neoversen3_regmove_cost = +{ + 3, /* GP2GP */ + /* Spilling to int<->fp instead of memory is recommended so set + realistic costs compared to memmov_cost. */ + 5, /* GP2FP */ + 4, /* FP2GP */ + 4 /* FP2FP */ +}; + +static const advsimd_vec_cost neoversen3_advsimd_vector_cost = +{ + 2, /* int_stmt_cost */ + 2, /* fp_stmt_cost */ + 2, /* ld2_st2_permute_cost */ + 2, /* ld3_st3_permute_cost */ + 3, /* ld4_st4_permute_cost */ + 2, /* permute_cost */ + 6, /* reduc_i8_cost */ + 5, /* reduc_i16_cost */ + 3, /* reduc_i32_cost */ + 2, /* reduc_i64_cost */ + 9, /* reduc_f16_cost */ + 6, /* reduc_f32_cost */ + 3, /* reduc_f64_cost */ + 2, /* store_elt_extra_cost */ + /* This value is just inherited from the Cortex-A57 table. */ + 8, /* vec_to_scalar_cost */ + /* This depends very much on what the scalar value is and + where it comes from. E.g. some constants take two dependent + instructions or a load, while others might be moved from a GPR. + 4 seems to be a reasonable compromise in practice. */ + 4, /* scalar_to_vec_cost */ + 4, /* align_load_cost */ + 4, /* unalign_load_cost */ + /* Although stores have a latency of 2 and compete for the + vector pipes, in practice it's better not to model that. */ + 1, /* unalign_store_cost */ + 1 /* store_cost */ +}; + +static const sve_vec_cost neoversen3_sve_vector_cost = +{ + { + 2, /* int_stmt_cost */ + 2, /* fp_stmt_cost */ + 2, /* ld2_st2_permute_cost */ + 3, /* ld3_st3_permute_cost */ + 3, /* ld4_st4_permute_cost */ + 2, /* permute_cost */ + /* Theoretically, a reduction involving 15 scalar ADDs could + complete in ~5 cycles and would have a cost of 15. [SU]ADDV + completes in 8 cycles, so give it a cost of 15 + 3. */ + 18, /* reduc_i8_cost */ + /* Likewise for 7 scalar ADDs (~3 cycles) vs. 7: 7 + 4. */ + 11, /* reduc_i16_cost */ + /* Likewise for 3 scalar ADDs (~2 cycles) vs. 4: 3 + 2. */ + 5, /* reduc_i32_cost */ + /* Likewise for 1 scalar ADDs (~1 cycles) vs. 2: 1 + 1. */ + 2, /* reduc_i64_cost */ + /* Theoretically, a reduction involving 7 scalar FADDs could + complete in ~8 cycles and would have a cost of 7. FADDV + completes in 6 cycles, so give it a cost of 7 + -2. */ + 5, /* reduc_f16_cost */ + /* Likewise for 3 scalar FADDs (~4 cycles) vs. 4: 3 + 0. */ + 3, /* reduc_f32_cost */ + /* Likewise for 1 scalar FADD (~2 cycles) vs. 2: 1 + 0. */ + 1, /* reduc_f64_cost */ + 2, /* store_elt_extra_cost */ + /* This value is just inherited from the Cortex-A57 table. */ + 8, /* vec_to_scalar_cost */ + /* See the comment above the Advanced SIMD versions. */ + 4, /* scalar_to_vec_cost */ + 4, /* align_load_cost */ + 4, /* unalign_load_cost */ + /* Although stores have a latency of 2 and compete for the + vector pipes, in practice it's better not to model that. */ + 1, /* unalign_store_cost */ + 1 /* store_cost */ + }, + 3, /* clast_cost */ + 10, /* fadda_f16_cost */ + 6, /* fadda_f32_cost */ + 4, /* fadda_f64_cost */ + /* A strided Advanced SIMD x64 load would take two parallel FP loads + (8 cycles) plus an insertion (2 cycles). Assume a 64-bit SVE gather + is 1 cycle more. The Advanced SIMD version is costed as 2 scalar loads + (cost 8) and a vec_construct (cost 4). Add a full vector operation + (cost 2) to that, to avoid the difference being lost in rounding. + + There is no easy comparison between a strided Advanced SIMD x32 load + and an SVE 32-bit gather, but cost an SVE 32-bit gather as 1 vector + operation more than a 64-bit gather. */ + 14, /* gather_load_x32_cost */ + 12, /* gather_load_x64_cost */ + 1 /* scatter_store_elt_cost */ +}; + +static const aarch64_scalar_vec_issue_info neoversen3_scalar_issue_info = +{ + 3, /* loads_stores_per_cycle */ + 2, /* stores_per_cycle */ + 4, /* general_ops_per_cycle */ + 0, /* fp_simd_load_general_ops */ + 1 /* fp_simd_store_general_ops */ +}; + +static const aarch64_advsimd_vec_issue_info neoversen3_advsimd_issue_info = +{ + { + 0, /* loads_stores_per_cycle */ + 1, /* stores_per_cycle */ + 2, /* general_ops_per_cycle */ + 0, /* fp_simd_load_general_ops */ + 1 /* fp_simd_store_general_ops */ + }, + 2, /* ld2_st2_general_ops */ + 2, /* ld3_st3_general_ops */ + 3 /* ld4_st4_general_ops */ +}; + +static const aarch64_sve_vec_issue_info neoversen3_sve_issue_info = +{ + { + { + 0, /* loads_stores_per_cycle */ + 1, /* stores_per_cycle */ + 2, /* general_ops_per_cycle */ + 0, /* fp_simd_load_general_ops */ + 1 /* fp_simd_store_general_ops */ + }, + 2, /* ld2_st2_general_ops */ + 2, /* ld3_st3_general_ops */ + 3 /* ld4_st4_general_ops */ + }, + 2, /* pred_ops_per_cycle */ + 1, /* while_pred_ops */ + 0, /* int_cmp_pred_ops */ + 0, /* fp_cmp_pred_ops */ + 1, /* gather_scatter_pair_general_ops */ + 1 /* gather_scatter_pair_pred_ops */ +}; + +static const aarch64_vec_issue_info neoversen3_vec_issue_info = +{ + &neoversen3_scalar_issue_info, + &neoversen3_advsimd_issue_info, + &neoversen3_sve_issue_info +}; + +/* Neoversen3 costs for vector insn classes. */ +static const struct cpu_vector_cost neoversen3_vector_cost = +{ + 1, /* scalar_int_stmt_cost */ + 2, /* scalar_fp_stmt_cost */ + 4, /* scalar_load_cost */ + 1, /* scalar_store_cost */ + 1, /* cond_taken_branch_cost */ + 1, /* cond_not_taken_branch_cost */ + &neoversen3_advsimd_vector_cost, /* advsimd */ + &neoversen3_sve_vector_cost, /* sve */ + &neoversen3_vec_issue_info /* issue_info */ +}; + +static const struct tune_params neoversen3_tunings = +{ + &cortexa76_extra_costs, + &neoversen3_addrcost_table, + &neoversen3_regmove_cost, + &neoversen3_vector_cost, + &generic_branch_cost, + &generic_approx_modes, + SVE_128, /* sve_width */ + { 4, /* load_int. */ + 2, /* store_int. */ + 6, /* load_fp. */ + 1, /* store_fp. */ + 6, /* load_pred. */ + 2 /* store_pred. */ + }, /* memmov_cost. */ + 5, /* issue_rate */ + (AARCH64_FUSE_AES_AESMC | AARCH64_FUSE_CMP_BRANCH), /* fusible_ops */ + "32:16", /* function_align. */ + "4", /* jump_align. */ + "32:16", /* loop_align. */ + 3, /* int_reassoc_width. */ + 6, /* fp_reassoc_width. */ + 4, /* fma_reassoc_width. */ + 3, /* vec_reassoc_width. */ + 2, /* min_div_recip_mul_sf. */ + 2, /* min_div_recip_mul_df. */ + 0, /* max_case_values. */ + tune_params::AUTOPREFETCHER_WEAK, /* autoprefetcher_model. */ + (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND + | AARCH64_EXTRA_TUNE_CSE_SVE_VL_CONSTANTS + | AARCH64_EXTRA_TUNE_USE_NEW_VECTOR_COSTS + | AARCH64_EXTRA_TUNE_MATCHED_VECTOR_THROUGHPUT), /* tune_flags. */ + &generic_prefetch_tune, + AARCH64_LDP_STP_POLICY_ALWAYS, /* ldp_policy_model. */ + AARCH64_LDP_STP_POLICY_ALWAYS /* stp_policy_model. */ +}; + +#endif /* GCC_AARCH64_H_NEOVERSEN3. */ \ No newline at end of file diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi index c14eaf8526028575feb40bafebb4ee29dc5b4be6..13a3b75aa22da99422bce1fecc17174f97e811a1 100644 --- a/gcc/doc/invoke.texi +++ b/gcc/doc/invoke.texi @@ -21524,7 +21524,8 @@ performance of the code. Permissible values for this option are: @samp{oryon-1}, @samp{neoverse-512tvb}, @samp{neoverse-e1}, @samp{neoverse-n1}, @samp{neoverse-n2}, @samp{neoverse-v1}, @samp{neoverse-v2}, @samp{grace}, -@samp{neoverse-v3}, @samp{neoverse-v3ae}, +@samp{neoverse-v3}, @samp{neoverse-v3ae}, @samp{neoverse-n3}, +@samp{cortex-a725}, @samp{qdf24xx}, @samp{saphira}, @samp{phecda}, @samp{xgene1}, @samp{vulcan}, @samp{octeontx}, @samp{octeontx81}, @samp{octeontx83}, @samp{octeontx2}, @samp{octeontx2t98}, @samp{octeontx2t96}