===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/backends.html,v
retrieving revision 1.46
@@ -92,6 +92,7 @@
mmix | HM Q C q p b a e
mn10300 | ?? c g s
ms1 | S F B p g bd
+nds32 | F C p da s
pa | ? Q CBD qr m da e
pdp11 | L IC qrcp e
rs6000 | Q C qr da
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/readings.html,v
retrieving revision 1.231
@@ -68,6 +68,13 @@
Hardware Reference Manuals</a>
</li>
+ <li>andes (nds32)
+ <br />Manufacturer: Various licenses of Andes Technology Corporation.
+ <br />CPUs include: AndesCore families N7, N8, SN8, N9, N10, N12 and N13.
+ <br /><a href="http://www.andestech.com/en/products/documentation.htm">Andes Documentation</a>
+ <br />GDB includes a simulator for all CPUs.
+ </li>
+
<li>arc
<br />Manufacturer: ARC Cores (Argonaut)
</li>
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-4.9/changes.html,v
retrieving revision 1.26
@@ -228,6 +228,15 @@
through <code>-march=slm</code>.
</li>
</ul>
+
+<h3 id="nds32">NDS32</h3>
+ <ul>
+ <li> A new port is added to support nds32 target,
+ the 32-bit architecture from Andes Technology Corporation.</li>
+ <li> The port provides initial support for the V2, V3, V3m
+ instruction set architectures.</li>
+ </ul>
+
<h3 id="rx">RX</h3>
<ul>
<li> The port now allows to specify the RX100, RX200, and RX600 processors