From patchwork Thu Aug 15 08:44:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Victor Do Nascimento X-Patchwork-Id: 1972697 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=k0hQiGTe; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=k0hQiGTe; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4WkzHY3Fz9z1yNr for ; Thu, 15 Aug 2024 18:46:17 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 4732E385DDDE for ; Thu, 15 Aug 2024 08:46:15 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03on2060b.outbound.protection.outlook.com [IPv6:2a01:111:f403:260c::60b]) by sourceware.org (Postfix) with ESMTPS id BA42B3858404; Thu, 15 Aug 2024 08:44:47 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org BA42B3858404 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org BA42B3858404 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:260c::60b ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1723711493; cv=pass; b=nX/xltU2B5/U1DEfE4E5lHrDEGILjlCHsVvMQIDAWyIwJt8sZyUliTGzc/D065CTQtoTDFNL4l37WSks5B2b3YAsRKmKSSZiG0Gee2I1Y16PdNGgWX2rnj4qgCsmESyclQLmIppsz+TqZJlZR4Slo3eo9+YzqDx3kyyvJtkvpB8= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1723711493; c=relaxed/simple; bh=VogQfcOjvqFk4ukABDv+pkyGgOfivBMhZZawIzISyVw=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=Q2ZSZN/NVrp4ijdFUdy3YefmywUnJlbwjLCZndJr8EYnknEq+BdL4gter1VkO7WlskZYFBrugT5JJRw0c+8z2Ldqg3PaGNb6x4ny64eh3do2vI3k8ijjLa0iy0+Co6IyhPVdOmq0M6Xu/iLn6JufWHpnwGshszp3nM74IjjpxGY= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=EeCgrXsmDiuFmEoco2IrsNqAnKE105ebtdJIvzDS8YahNynbcYpgYPqqEgryv4H+bFXNttnHDopSe4sMpu3f70pgBn6316QjNFAEe3foy40Cm36bYzO5aaTuZP0dDJIte5kZzXj5NQKrBxsBp3VR7vXCzMGwIXtS1WRQaWtM9b2mWwOzVFFZ/yVyRxi47WSt7LBDSm5lf8O/c/g1E7kUNdOeWz6vIwK+pPIyJvxsUoDlhGxGNZQKZQcHQ17arlEVB5ryTtX/cL2/hata4SzB1RS+AYxsH9bfKZT5TAVhvxddY31YogT8hmfhKowFouuKWQ6lD/UEOGwQN3cbENXtEA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RgK8YUnJtjINGCP2K3eGz93pR7QQ8XSk8sydEHrKigE=; b=TQ1Lvw4r//NXqN151Keb57HFagUTL4i0ekCOiKX869I+GiZC+PETgTrRzEY1m9fmw7//XfzjyxtHa83qx7/UJjs+GCskDKE26vQxBdd82jgMKXYaUUZZjWgVpUsYR9okkL8vU983QhK2nbpYqtHzReh1QFO8mAplRQdj0rs5l6BdEswpoAGSwkx5vmGefUCM8ZAWX6vUpmRfGyqZypCilKBHOZdIHKIt8kejzIwaBI0HxeYMLJLqAEcxywlxLab9o2FG0WwYCUZiwSlR00hUeAVM07zTskaaRFq5mTi0WEFJ921JrijXEq9PMESIi4wA9tQZQqdqH+kRWdWRdKjzaA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RgK8YUnJtjINGCP2K3eGz93pR7QQ8XSk8sydEHrKigE=; b=k0hQiGTeSjrcMs/Je+BzqcLFkafzGplwXfIYTxYbd+cEXrD/r3MyfG1WK4ZTBgcgJ46qgXAfq/HN9LazGZpjgipXyrw7F32P0CRtiAQu032cDZAGVGoV4BN7noeQ3Y/4HZrzDtVV3VM98wKhoU6oAiiqVkhNE2Dsq7SxXv+L8hI= Received: from AS4P189CA0064.EURP189.PROD.OUTLOOK.COM (2603:10a6:20b:659::24) by PAVPR08MB9039.eurprd08.prod.outlook.com (2603:10a6:102:322::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7875.13; Thu, 15 Aug 2024 08:44:42 +0000 Received: from AMS0EPF0000019C.eurprd05.prod.outlook.com (2603:10a6:20b:659:cafe::96) by AS4P189CA0064.outlook.office365.com (2603:10a6:20b:659::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7875.19 via Frontend Transport; Thu, 15 Aug 2024 08:44:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF0000019C.mail.protection.outlook.com (10.167.16.248) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7849.8 via Frontend Transport; Thu, 15 Aug 2024 08:44:41 +0000 Received: ("Tessian outbound 1d2b3b5e3ba0:v403"); Thu, 15 Aug 2024 08:44:41 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 98b6a90df90f2e84 X-CR-MTA-TID: 64aa7808 Received: from L4dae27a1ef9b.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 8F999B34-A4C2-4171-9316-981231BADA92.1; Thu, 15 Aug 2024 08:44:35 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L4dae27a1ef9b.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 15 Aug 2024 08:44:35 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=IAnXfcuYB7yBa7ZabJfMImNTrftR2H4oanywezIf/Kg4CgwFpDBMuTu9bYHZmwqMZ3W/6qjDTufWkYl9JOs4+Xp5zgY1uOjVSR7RUr/6DVOagsDQJmu+rOGHiQdMK13owOmssf5DqxU9/aNHZ2ouFRSiPUlPv/dZI6By1fptBRWJtVrpQZ0ybNCCfv2cD0jEhoTzbJ/a0H4vu655bZNjUdvfuOpDQnwheLGbl8FudheM892fDsBJXmoYxFSta/kivIH8dmmGqYplWkO/lgTsNk13Jd8nnU8bJdvu8vhXzY5KfE/6tw4XXAtp1hyKU9YBDMNDc0C67flgKykPUKGCxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RgK8YUnJtjINGCP2K3eGz93pR7QQ8XSk8sydEHrKigE=; b=kJLwmPWSajXFf7ZXVxU8GVhyUr69J/r7jOIhcmXbSidF53ucnRC3nmqHaHHYiGS3kV7pQzG3YY2SCcxwTTO7wEHAIxJgsadp/QEdnFFj6673MWcKYXkrKC7Jze/8aqXiwxMeaxFoHLDTfmX/q4ZeiZaZGK3BBvtUHJKnolK9S59MoIWVUyL17ajimt1NTecT0XuxRHMk/Gk8AbKGbu+memk+Zp3mk5ufh8R5UaGcN//oomK9V3vljx0nRP4JRolg820QA9IGns68TfqyliSa0LeOk9TRHxOS7vu4pmMCp3i0wBp0bVHi2N4DPG1ACWy+ei9jnHSslGpi64mncaAROA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RgK8YUnJtjINGCP2K3eGz93pR7QQ8XSk8sydEHrKigE=; b=k0hQiGTeSjrcMs/Je+BzqcLFkafzGplwXfIYTxYbd+cEXrD/r3MyfG1WK4ZTBgcgJ46qgXAfq/HN9LazGZpjgipXyrw7F32P0CRtiAQu032cDZAGVGoV4BN7noeQ3Y/4HZrzDtVV3VM98wKhoU6oAiiqVkhNE2Dsq7SxXv+L8hI= Received: from DU7P194CA0008.EURP194.PROD.OUTLOOK.COM (2603:10a6:10:553::25) by DB9PR08MB8412.eurprd08.prod.outlook.com (2603:10a6:10:3d4::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7897.9; Thu, 15 Aug 2024 08:44:32 +0000 Received: from DB5PEPF00014B9D.eurprd02.prod.outlook.com (2603:10a6:10:553:cafe::b7) by DU7P194CA0008.outlook.office365.com (2603:10a6:10:553::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7875.19 via Frontend Transport; Thu, 15 Aug 2024 08:44:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DB5PEPF00014B9D.mail.protection.outlook.com (10.167.8.164) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7849.8 via Frontend Transport; Thu, 15 Aug 2024 08:44:32 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 15 Aug 2024 08:44:30 +0000 Received: from e133397.arm.com (10.57.49.220) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.39 via Frontend Transport; Thu, 15 Aug 2024 08:44:29 +0000 From: Victor Do Nascimento To: CC: , , , , , , "Victor Do Nascimento" Subject: [PATCH V3 03/10] aarch64: Fix aarch64 backend-use of (u|s|us)dot_prod patterns Date: Thu, 15 Aug 2024 09:44:18 +0100 Message-ID: <20240815084425.2519197-4-victor.donascimento@arm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240815084425.2519197-1-victor.donascimento@arm.com> References: <20240815084425.2519197-1-victor.donascimento@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DB5PEPF00014B9D:EE_|DB9PR08MB8412:EE_|AMS0EPF0000019C:EE_|PAVPR08MB9039:EE_ X-MS-Office365-Filtering-Correlation-Id: f35d2413-ee91-4fcb-8a15-08dcbd06815a x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|82310400026|36860700013|376014|1800799024; X-Microsoft-Antispam-Message-Info-Original: lcyxJxVTEVzG4i4wrLWZORXuTDSrcb2dCLUjA9CfCwbBalhuUc+fDpv7lXT+basupXQOtcgHPa1W3+wYwuwn4c16jr3/3sL/Et/Y5xlrw6zFLNRat86eVD5zQGuejV+m0SxLUHq5OvrxRNfpPjrPOSKz4aB6rNYjoyiCFq9cnnvUkTRTnJUqVEZkKtgvQ4JouI8sjf9oj/p6Gvr8q8ONzgpOw/TzIgWFuCeVcFg/1R3oA4duZ84J3suXSzGUcH4gPEnofJB9nTVvp33qz3jIj9NFk/ExthViSoviMvz9HxS6OUFpKNZDvPXtCGkUzHRg8t41RYPNVAQfCef+nteuctuhhedZfXFaqRBKEAJA+jSIoVClxRcvGjm9fim5NFXVGIfgbaOTpFCsPl95j1G8bxLlxO2E/roJsZxvw1YpUupRv8wC/Vke5M7Hu3j3uzX0gBIE2SyiZnpV3HoLUPDlkwiUflwNMFiiGnOnCHutjzWgDnN8VHw3CvH+k0Qbidp6oek1GuvZQ0Ag4uIG84F2KaMY0TSKczzv0ui9JPi5OF1S8UOvJuYyNng7Xn4qMyyhe9668WmLoUZ+ScPJZG9c5s0eNHL2F2asM1kDCZ2gN60bENrrrXGzAZXJDLyGPS6/hHmju8lKHVKinQeE2dqEo7DUvf2vi67tfYurSrhb7WfROhn9mnvhGYyxEx4+sUZ7hB9ppmeu4jlcO4Tb4oQmPWVRc3Apw78dVrKHCeQWsQIQo1azO9W8l+7a1+FO9Y9ZvOi28UcGB1vWjcQEAtiuQEqNF2ksR/tUG555fvozolvFmIJN0Pd+BtSOlrvwJpFirkotbWch/vu/gaBRi6IkERYpwJGc0UMdWpeuz7o3m9Fv8iiUBUftxPp7Nhl5sIi+WlfE7PHlVr2qwTohTxYkCV9M0nCKzF9IbDzjFQr6FKdcMYBCkLiGqD32fHZM4vnRTtBjrwdypo1E4Nn+ayzux6xtoIm/VCSTorYndcKJK8ekxbTT2+rhUND3ukmjXFvOFOAcBeqjipX8WOy5aaEPyVoNeP4DlktYdQmAxdR8iaNcoFGtBWTD4yMuPhu+dZAkdXIzU/87i7AX5KwyUcEJn5Zu19Ha5h1EYJ4pYhuIxrwfAiAw2xXTFmRjBDw7cKmbZQ7veq9dBZjwdDiVHczvysXQjAnx22q0iqztBTTeyoiyM9k6ILECSSYewQsXI8+4/xmr741qMxBjfJiEmqb0+XMe96OYbPAnntWFfJw/DVng19ztBVS0EGGbMPBIIGJByPVKdL21/aWiko98YtIjnnq/6ovDY3+nYt6O3AjUbl8wAsYf7iNKY+7Ye2tkY0hUX6hLX5Nx/BkIqFr2W+gD3/Oow2LztulYGNjjFiXKoh1RENqh0pGTIzYraAMKW7/FmRUg8UfTSd6oxbq3ITHUmw== X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(36860700013)(376014)(1800799024); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB8412 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:10:553::25]; domain=DU7P194CA0008.EURP194.PROD.OUTLOOK.COM X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF0000019C.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 23892d8f-b0a2-45f5-a6f7-08dcbd067bcf X-Microsoft-Antispam: BCL:0; ARA:13230040|35042699022|36860700013|82310400026|1800799024|376014; X-Microsoft-Antispam-Message-Info: vnNaHjreUD+vVp5zY98IP8pp7D/QcSEqKaKQXQK8Q6gsMNxdrERaC0/u4SuUeNqgWfKosWLNnXi9AXG7v7PGFD2NP3MNBxqfXh3CGxtsSoLNVoAT9AtLR2opg7oZ79XebzihmoaxGMRsOT+5XO/M6a999Qd6uaLMU6aphwraTtgNXAz/g1HubHNp0SuBDgBiJa7MttMroRZVg7krWsa4XdZcPayjcS87yhV7YQ8wnwt88+1sNNMSmCu7zOK7lZXSPWzDGwpOOFoEaxS4VGyJmANt6Ti6jLrqz82djkudIseDPwvz5VY4y2ibQvc2HIhTIFxrTenh4MgymHFiEVL9IUCzt/S4yjYKdR6QQ6xyP5q/4oDY5PthRX+fSAkzSSWzceAL9A3DYp+OGIeAhd4GFEflfZi4t5L2wd/cSK+yY0QSe0bNs8F0LFl43tP6QpX5gL0ySm/AC5TMWYV37x9Fa9yRY5hmMoVfXa3mTvnkPxIVnsV1X/tMSvNGQVgPK7M1K42poPPAssBYpbcHdSphKHnfXnta/16UByRuSg71LboWoig9X8kk9oDJ/V3dUFmYMFy8BzG1gjV5M60Dq/M51VkjRzVzACUEz5tgiVOKLFbdEg+QYickoW/mGI27RN8Z7l2i6GqVKW+JVK4nRMho/eCVtMNkuw+aWnzeVw1KtA6ijz1PdBX0AcYSbTh+/JVOe8t9iA7/0HSHolRIlSQ1UtqPAmHUiY0Y0QyLq2npkk8GjGzSYTqjCSTnWxq27ck+2BZM5zhZLeQBx8D4wVKyZWvYgA0Z47k7IVsCLp650/WhgXKLR0oBvQwXSWYAmbvALqo9Ork6cB4a611WWmytK4tjv2vjX4vsA6oBNYKh+BaSY/FJsMTK5e4xixp3e8o12Fhqm41y8vDSMiHXSO+XY0AYOyGMRQBI/z3jjfSA1HvIjmcT+wsyKt9hmTeUNFE7CPl95UucGSEj+YHmmYR97jXPlpxJbkfq1fT3jzLmjnZK5Y+92IW5bx8eK92S8/Wnd4g+NWajUF0A9AL4Hhdueh4bL4MsWovtL03rGEp3YPIjMNx2ub3iCpabwhbt5+kzGRHxc/rStlF9/YboXNgowy5W/74rmT6hOcx9ThO82k0WW+lyaDtYb19otPpAvtIZHtQcWidwNPQ3EaP/Th7s6Tlhacq+TdaSVtGlBk0jG1PE1YyLOYtco4T5rYWy+HfoLPRw8FMBGtYo61L+KTWArsb7x64TFPU66JF9WnxeXZBTDL76DEW9yahkvFOZA3Lp5T48BNZ9rhPVgJD/wDm1OiDBoEI0etbr+boaNqxYD8y23UbMARrkZqs2/3gmouKUpl5CJ/0WjtnNy3gqZemxQ1Dr92lZnat+FLCrK2rTMkP2M32dvtHj0YmNWOShEQpSW6rG69GV9tXHZE0lD+PzkQ== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230040)(35042699022)(36860700013)(82310400026)(1800799024)(376014); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Aug 2024 08:44:41.6321 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f35d2413-ee91-4fcb-8a15-08dcbd06815a X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF0000019C.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9039 X-Spam-Status: No, score=-12.3 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, KAM_SHORT, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org Given recent changes to the dot_prod standard pattern name, this patch fixes the aarch64 back-end by implementing the following changes: 1. Add 2nd mode to all (u|s|us)dot_prod patterns in .md files. 2. Rewrite initialization and function expansion mechanism for simd builtins. 3. Fix all direct calls to back-end `dot_prod' patterns in SVE builtins. Finally, given that it is now possible for the compiler to differentiate between the two- and four-way dot product, we add a test to ensure that autovectorization picks up on dot-product patterns where the result is twice the width of the operands. gcc/ChangeLog: * config/aarch64/aarch64-simd.md (dot_prod): Renamed to... (dot_prod): ...this. (usdot_prod): Renamed to... (usdot_prod): ...this. (sadv16qi): Adjust call to gen_udot_prod take second mode. (popcount): fix use of `udot_prod_optab'. * gcc/config/aarch64/aarch64-sve.md (dot_prod): Renamed to... (dot_prod): ...this. (@dot_prod): Renamed to... (@dot_prod): ...this. (sad): Adjust call to gen_udot_prod take second mode. * gcc/config/aarch64/aarch64-sve2.md (@aarch64_sve_dotvnx4sivnx8hi): Renamed to... (dot_prodvnx4sivnx8hi): ...this. * config/aarch64/aarch64-simd-builtins.def: Modify macro expansion-based initialization and expansion of (u|s|us)dot_prod builtins. * config/aarch64/aarch64-sve-builtins-base.cc (svdot_impl::expand): s/direct/convert/ in `convert_optab_handler_for_sign' function call. (svusdot_impl::expand): add second mode argument in call to `code_for_dot_prod'. * config/aarch64/aarch64-sve-builtins.cc (function_expander::convert_optab_handler_for_sign): New class method. * config/aarch64/aarch64-sve-builtins.h (class function_expander): Add prototype for new `convert_optab_handler_for_sign' method. gcc/testsuite/ChangeLog: * gcc.target/aarch64/sme/vect-dotprod-twoway.c (udot2): New. --- gcc/config/aarch64/aarch64-builtins.cc | 7 ++++++ gcc/config/aarch64/aarch64-simd-builtins.def | 6 ++--- gcc/config/aarch64/aarch64-simd.md | 9 ++++--- .../aarch64/aarch64-sve-builtins-base.cc | 13 +++++----- gcc/config/aarch64/aarch64-sve-builtins.cc | 17 +++++++++++++ gcc/config/aarch64/aarch64-sve-builtins.h | 3 +++ gcc/config/aarch64/aarch64-sve.md | 6 ++--- gcc/config/aarch64/aarch64-sve2.md | 2 +- .../aarch64/sme/vect-dotprod-twoway.c | 25 +++++++++++++++++++ 9 files changed, 71 insertions(+), 17 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/sme/vect-dotprod-twoway.c diff --git a/gcc/config/aarch64/aarch64-builtins.cc b/gcc/config/aarch64/aarch64-builtins.cc index 30669f8aa18..8af646ab066 100644 --- a/gcc/config/aarch64/aarch64-builtins.cc +++ b/gcc/config/aarch64/aarch64-builtins.cc @@ -458,6 +458,13 @@ aarch64_types_storestruct_lane_p_qualifiers[SIMD_MAX_BUILTIN_ARGS] qualifier_poly, qualifier_struct_load_store_lane_index }; #define TYPES_STORESTRUCT_LANE_P (aarch64_types_storestruct_lane_p_qualifiers) +constexpr insn_code CODE_FOR_aarch64_sdot_prodv8qi = CODE_FOR_sdot_prodv2siv8qi; +constexpr insn_code CODE_FOR_aarch64_udot_prodv8qi = CODE_FOR_udot_prodv2siv8qi; +constexpr insn_code CODE_FOR_aarch64_usdot_prodv8qi = CODE_FOR_usdot_prodv2siv8qi; +constexpr insn_code CODE_FOR_aarch64_sdot_prodv16qi = CODE_FOR_sdot_prodv4siv16qi; +constexpr insn_code CODE_FOR_aarch64_udot_prodv16qi = CODE_FOR_udot_prodv4siv16qi; +constexpr insn_code CODE_FOR_aarch64_usdot_prodv16qi = CODE_FOR_usdot_prodv4siv16qi; + #define CF0(N, X) CODE_FOR_aarch64_##N##X #define CF1(N, X) CODE_FOR_##N##X##1 #define CF2(N, X) CODE_FOR_##N##X##2 diff --git a/gcc/config/aarch64/aarch64-simd-builtins.def b/gcc/config/aarch64/aarch64-simd-builtins.def index e65f73d7ba2..0814f8ba14f 100644 --- a/gcc/config/aarch64/aarch64-simd-builtins.def +++ b/gcc/config/aarch64/aarch64-simd-builtins.def @@ -418,9 +418,9 @@ BUILTIN_VSDQ_I_DI (BINOP_UUS, urshl, 0, NONE) /* Implemented by _prod. */ - BUILTIN_VB (TERNOP, sdot_prod, 10, NONE) - BUILTIN_VB (TERNOPU, udot_prod, 10, NONE) - BUILTIN_VB (TERNOP_SUSS, usdot_prod, 10, NONE) + BUILTIN_VB (TERNOP, sdot_prod, 0, NONE) + BUILTIN_VB (TERNOPU, udot_prod, 0, NONE) + BUILTIN_VB (TERNOP_SUSS, usdot_prod, 0, NONE) /* Implemented by aarch64__lane{q}. */ BUILTIN_VB (QUADOP_LANE, sdot_lane, 0, NONE) BUILTIN_VB (QUADOPU_LANE, udot_lane, 0, NONE) diff --git a/gcc/config/aarch64/aarch64-simd.md b/gcc/config/aarch64/aarch64-simd.md index cc612ec2ca0..e15e547b000 100644 --- a/gcc/config/aarch64/aarch64-simd.md +++ b/gcc/config/aarch64/aarch64-simd.md @@ -568,7 +568,7 @@ (define_expand "cmul3" ;; ... ;; ;; and so the vectorizer provides r, in which the result has to be accumulated. -(define_insn "dot_prod" +(define_insn "dot_prod" [(set (match_operand:VS 0 "register_operand" "=w") (plus:VS (unspec:VS [(match_operand: 1 "register_operand" "w") @@ -582,7 +582,7 @@ (define_insn "dot_prod" ;; These instructions map to the __builtins for the Armv8.6-a I8MM usdot ;; (vector) Dot Product operation and the vectorized optab. -(define_insn "usdot_prod" +(define_insn "usdot_prod" [(set (match_operand:VS 0 "register_operand" "=w") (plus:VS (unspec:VS [(match_operand: 1 "register_operand" "w") @@ -1075,7 +1075,7 @@ (define_expand "sadv16qi" rtx ones = force_reg (V16QImode, CONST1_RTX (V16QImode)); rtx abd = gen_reg_rtx (V16QImode); emit_insn (gen_aarch64_abdv16qi (abd, operands[1], operands[2])); - emit_insn (gen_udot_prodv16qi (operands[0], abd, ones, operands[3])); + emit_insn (gen_udot_prodv4siv16qi (operands[0], abd, ones, operands[3])); DONE; } rtx reduc = gen_reg_rtx (V8HImode); @@ -3528,6 +3528,7 @@ (define_expand "popcount2" /* Generate a byte popcount. */ machine_mode mode = == 64 ? V8QImode : V16QImode; + machine_mode mode2 = == 64 ? V2SImode : V4SImode; rtx tmp = gen_reg_rtx (mode); auto icode = optab_handler (popcount_optab, mode); emit_insn (GEN_FCN (icode) (tmp, gen_lowpart (mode, operands[1]))); @@ -3538,7 +3539,7 @@ (define_expand "popcount2" /* For V4SI and V2SI, we can generate a UDOT with a 0 accumulator and a 1 multiplicand. For V2DI, another UAADDLP is needed. */ rtx ones = force_reg (mode, CONST1_RTX (mode)); - auto icode = optab_handler (udot_prod_optab, mode); + auto icode = convert_optab_handler (udot_prod_optab, mode2, mode); mode = == 64 ? V2SImode : V4SImode; rtx dest = mode == mode ? operands[0] : gen_reg_rtx (mode); rtx zeros = force_reg (mode, CONST0_RTX (mode)); diff --git a/gcc/config/aarch64/aarch64-sve-builtins-base.cc b/gcc/config/aarch64/aarch64-sve-builtins-base.cc index d55bee0b72f..42e9cec57ad 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins-base.cc +++ b/gcc/config/aarch64/aarch64-sve-builtins-base.cc @@ -804,15 +804,16 @@ public: e.rotate_inputs_left (0, 3); insn_code icode; if (e.type_suffix_ids[1] == NUM_TYPE_SUFFIXES) - icode = e.direct_optab_handler_for_sign (sdot_prod_optab, - udot_prod_optab, - 0, GET_MODE (e.args[0])); + icode = e.convert_optab_handler_for_sign (sdot_prod_optab, + udot_prod_optab, + 0, e.result_mode (), + GET_MODE (e.args[0])); else icode = (e.type_suffix (0).float_p ? CODE_FOR_aarch64_sve_fdotvnx4sfvnx8hf : e.type_suffix (0).unsigned_p - ? CODE_FOR_aarch64_sve_udotvnx4sivnx8hi - : CODE_FOR_aarch64_sve_sdotvnx4sivnx8hi); + ? CODE_FOR_udot_prodvnx4sivnx8hi + : CODE_FOR_sdot_prodvnx4sivnx8hi); return e.use_unpred_insn (icode); } }; @@ -2861,7 +2862,7 @@ public: Hence we do the same rotation on arguments as svdot_impl does. */ e.rotate_inputs_left (0, 3); machine_mode mode = e.vector_mode (0); - insn_code icode = code_for_dot_prod (UNSPEC_USDOT, mode); + insn_code icode = code_for_dot_prod (UNSPEC_USDOT, e.result_mode (), mode); return e.use_exact_insn (icode); } diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc index 0a560eaedca..975eca0bbd6 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins.cc +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc @@ -3745,6 +3745,23 @@ function_expander::direct_optab_handler_for_sign (optab signed_op, return ::direct_optab_handler (op, mode); } +/* Choose between signed and unsigned convert optabs SIGNED_OP and + UNSIGNED_OP based on the signedness of type suffix SUFFIX_I, then + pick the appropriate optab handler for the mode. Use MODE as the + mode if given, otherwise use the mode of type suffix SUFFIX_I. */ +insn_code +function_expander::convert_optab_handler_for_sign (optab signed_op, + optab unsigned_op, + unsigned int suffix_i, + machine_mode to_mode, + machine_mode from_mode) +{ + if (from_mode == VOIDmode) + from_mode = vector_mode (suffix_i); + optab op = type_suffix (suffix_i).unsigned_p ? unsigned_op : signed_op; + return ::convert_optab_handler (op, to_mode, from_mode); +} + /* Return true if X overlaps any input. */ bool function_expander::overlaps_input_p (rtx x) diff --git a/gcc/config/aarch64/aarch64-sve-builtins.h b/gcc/config/aarch64/aarch64-sve-builtins.h index 9ab6f202c30..7534a58c3d7 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins.h +++ b/gcc/config/aarch64/aarch64-sve-builtins.h @@ -659,6 +659,9 @@ public: insn_code direct_optab_handler (optab, unsigned int = 0); insn_code direct_optab_handler_for_sign (optab, optab, unsigned int = 0, machine_mode = E_VOIDmode); + insn_code convert_optab_handler_for_sign (optab, optab, unsigned int = 0, + machine_mode = E_VOIDmode, + machine_mode = E_VOIDmode); machine_mode result_mode () const; diff --git a/gcc/config/aarch64/aarch64-sve.md b/gcc/config/aarch64/aarch64-sve.md index a5cd42be9d5..2fe18bdacfe 100644 --- a/gcc/config/aarch64/aarch64-sve.md +++ b/gcc/config/aarch64/aarch64-sve.md @@ -7197,7 +7197,7 @@ (define_insn_and_rewrite "*cond_fnma_any" ;; ------------------------------------------------------------------------- ;; Four-element integer dot-product with accumulation. -(define_insn "dot_prod" +(define_insn "dot_prod" [(set (match_operand:SVE_FULL_SDI 0 "register_operand") (plus:SVE_FULL_SDI (unspec:SVE_FULL_SDI @@ -7235,7 +7235,7 @@ (define_insn "@aarch64_dot_prod_lane" } ) -(define_insn "@dot_prod" +(define_insn "@dot_prod" [(set (match_operand:VNx4SI_ONLY 0 "register_operand") (plus:VNx4SI_ONLY (unspec:VNx4SI_ONLY @@ -7293,7 +7293,7 @@ (define_expand "sad" rtx ones = force_reg (mode, CONST1_RTX (mode)); rtx diff = gen_reg_rtx (mode); emit_insn (gen_abd3 (diff, operands[1], operands[2])); - emit_insn (gen_udot_prod (operands[0], diff, ones, operands[3])); + emit_insn (gen_udot_prod (operands[0], diff, ones, operands[3])); DONE; } ) diff --git a/gcc/config/aarch64/aarch64-sve2.md b/gcc/config/aarch64/aarch64-sve2.md index 972b03a4fef..725092cc95f 100644 --- a/gcc/config/aarch64/aarch64-sve2.md +++ b/gcc/config/aarch64/aarch64-sve2.md @@ -2021,7 +2021,7 @@ (define_insn "@aarch64_sve_qsub__lane_" ) ;; Two-way dot-product. -(define_insn "@aarch64_sve_dotvnx4sivnx8hi" +(define_insn "dot_prodvnx4sivnx8hi" [(set (match_operand:VNx4SI 0 "register_operand") (plus:VNx4SI (unspec:VNx4SI diff --git a/gcc/testsuite/gcc.target/aarch64/sme/vect-dotprod-twoway.c b/gcc/testsuite/gcc.target/aarch64/sme/vect-dotprod-twoway.c new file mode 100644 index 00000000000..453f3a75e6f --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/sme/vect-dotprod-twoway.c @@ -0,0 +1,25 @@ +/* { dg-additional-options "-march=armv9.2-a+sme2 -O2 -ftree-vectorize" } */ + +#include + +uint32_t udot2(int n, uint16_t* data) __arm_streaming +{ + uint32_t sum = 0; + for (int i=0; i