From patchwork Thu Jul 25 02:14:47 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Pinski X-Patchwork-Id: 1964584 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=quicinc.com header.i=@quicinc.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=oSetWuc1; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4WTvdv2SGxz1ybY for ; Thu, 25 Jul 2024 12:16:51 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 908A73858414 for ; Thu, 25 Jul 2024 02:16:49 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by sourceware.org (Postfix) with ESMTPS id 611393858C39 for ; Thu, 25 Jul 2024 02:15:08 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 611393858C39 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=quicinc.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 611393858C39 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1721873710; cv=none; b=LXdeJW5RDTZmrjgiecmQ721lU58MBDolmC/5r6T8hyj+TATaLkkqylJafWz/C8xVoo6NzUhB0rXv0NH0xOXoM51pG/UG3+0DkbqxAKKb1W60HrZFaREYTFqkbRG+BhdweggLmS0LfrnJAh88dtZCdxnMDqC790s1oh3OmtC0YSM= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1721873710; c=relaxed/simple; bh=ELqpkWr/7i9leNAWigeDlfyKG5FMuJDSrqDt9y4oNuM=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=lx/H3x8O5Nmr/HMFrg+sHk3qbO21L8AjMRZC404Hpy69hk6knvyfq+QtfcOdTrHd4SjVUH88/sN2HLFXQLjrtRjedy/Tifug7i8B+gmRTH0XpYIKbGXOAXddOu8pizZEBn8qQ5Pm8Ru+B5OBEXt1ja0oVpAlCUwOnaQ041AmKfo= ARC-Authentication-Results: i=1; server2.sourceware.org Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 46OL3ujJ002530 for ; Thu, 25 Jul 2024 02:15:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= EJjzzQWprk87ZubzG6a4UeQMnqjoqF3PpFeVaaNTp8c=; b=oSetWuc1ez4XMNIL z/PaYOQ8A8LYpvk0VpDAXgGj1ogFzUoypJbBi0SmotzI0AIx9J1KL3a/3UP3bDHl ANqy2aRAMqwfZ1TZSkrjx8zBunlOODOXVERnvwyv3zh3cifYLO6FwlXQ88jjos97 mQ2/SOS5erKqhwC4n21Ct66mKWewxonon9TIfzKKQREcDXW04UXiPeqcl9hTKwwm v5gJEWpXOMt4AtSD+QUidLfncwbcni7wWQjx94DYJ8TpNorsJqLcvqF65G0BtFHy 3eOj55RIqDhr3RlQAzUtw/eQEGPQ6hStb6yR8FCqSjc2wpHSEiGRrSCGIrrqC+FY nIJ4Sg== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 40gurtt7pf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Thu, 25 Jul 2024 02:15:07 +0000 (GMT) Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA04.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTPS id 46P2F6Dm008893 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Thu, 25 Jul 2024 02:15:06 GMT Received: from hu-apinski-lv.qualcomm.com (10.49.16.6) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 24 Jul 2024 19:15:06 -0700 From: Andrew Pinski To: CC: Andrew Pinski Subject: [PATCH 3/5] aarch64: Use iorn and andn standard pattern names for scalar modes Date: Wed, 24 Jul 2024 19:14:47 -0700 Message-ID: <20240725021449.3650437-3-quic_apinski@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240725021449.3650437-1-quic_apinski@quicinc.com> References: <20240725021449.3650437-1-quic_apinski@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: HgOZupjFE43pvPkuSz3T0O41161gxtmy X-Proofpoint-ORIG-GUID: HgOZupjFE43pvPkuSz3T0O41161gxtmy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-07-25_02,2024-07-24_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 mlxscore=0 phishscore=0 adultscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 impostorscore=0 mlxlogscore=905 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2407250012 X-Spam-Status: No, score=-13.5 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, SPF_HELO_NONE, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org Since r15-1890-gf379596e0ba99d, these are the new optabs. So let's use these names for them. These will be used to generate during expand from gimple in the next few patches. Built and tested for aarch64-linux-gnu with no regressions. gcc/ChangeLog: * config/aarch64/aarch64.md (*_one_cmpl3): Rename to ... (n3): This. (*_one_cmplsidi3_ze): Rename to ... (*nsidi3_ze): this. Signed-off-by: Andrew Pinski --- gcc/config/aarch64/aarch64.md | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/gcc/config/aarch64/aarch64.md b/gcc/config/aarch64/aarch64.md index 94ff0eefa77..ed29127dafb 100644 --- a/gcc/config/aarch64/aarch64.md +++ b/gcc/config/aarch64/aarch64.md @@ -5069,18 +5069,18 @@ (define_insn "*one_cmpl_2" ;; Binary logical operators negating one operand, i.e. (a & !b), (a | !b). -(define_insn "*_one_cmpl3" +(define_insn "n3" [(set (match_operand:GPI 0 "register_operand") - (NLOGICAL:GPI (not:GPI (match_operand:GPI 1 "register_operand")) - (match_operand:GPI 2 "register_operand")))] + (NLOGICAL:GPI (not:GPI (match_operand:GPI 2 "register_operand")) + (match_operand:GPI 1 "register_operand")))] "" {@ [ cons: =0 , 1 , 2 ; attrs: type , arch ] - [ r , r , r ; logic_reg , * ] \t%0, %2, %1 - [ w , w , w ; neon_logic , simd ] \t%0., %2., %1. + [ r , r , r ; logic_reg , * ] \t%0, %1, %2 + [ w , w , w ; neon_logic , simd ] \t%0., %1., %2. } ) -(define_insn "*_one_cmplsidi3_ze" +(define_insn "*nsidi3_ze" [(set (match_operand:DI 0 "register_operand" "=r") (zero_extend:DI (NLOGICAL:SI (not:SI (match_operand:SI 1 "register_operand" "r"))