From patchwork Tue May 14 01:49:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2" X-Patchwork-Id: 1934844 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256 header.s=Intel header.b=bgtz83kl; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VdfS55hGkz20KD for ; Tue, 14 May 2024 11:49:57 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id ED7DF3870C06 for ; Tue, 14 May 2024 01:49:55 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) by sourceware.org (Postfix) with ESMTPS id 701C93849AC8 for ; Tue, 14 May 2024 01:49:34 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 701C93849AC8 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 701C93849AC8 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1715651377; cv=none; b=vH1RhvhZwc0VbCPruBd31jIXO+8wOFzVSTe2gK/sWy7K3wS5XFjL1XAA2z6PRbn51b3jXfDctadTTX6g8X2/S6rZU4W6u2oFUlxYejg6rSC5aJXdUbw3VN3XouUz+VGu7XihLtcTK9o+wYhH7GuNqIl3KKIip5F74AOOWpw/0aM= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1715651377; c=relaxed/simple; bh=J1/RPSUZEVP/70FAopolnLfh45dkn99kdBGPI3M5GpY=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=ZFhXwkPWkj/l0PRkLrIMQO3xIKMQGWkXXd+tr/Sk47vFbwvqMYI/XNA8YVqneO5lFOq7Ic2arxlCXKdEbXA8G0hquCmoV2jgn2VM2l5ifwcLHyFzVsZSO7UlgM6XB2AxnUAuf3uMpvOb+a49fqMHbrGqXnZMiJZdyCj6D5vpC2k= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1715651374; x=1747187374; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=J1/RPSUZEVP/70FAopolnLfh45dkn99kdBGPI3M5GpY=; b=bgtz83klovbyW8uHQ04r43PStxyOfhnvDdbaw3OicnVxnufC131Re5xd BzDHN4hXkYqjYN609g2ke6rSbQMdFXeMiagJ1ktxMVgmv7kLnMnQUuWBl O3Wu5KWmlMViZLwQtkOnPAkHuPIpawdCB1+RtYr3CQ4EE27Pdeda/2Uz5 Pc7WcCovmu1TZrMxs0oOdqKFchvbW2qKwUvBFjmX/WhxHJuiCaivk+0a+ PON76wddUvPm9O9u5batmYAoAgnoKexLo47lSP/V9d++ediQETF8zlgnJ TxbCBXtMWLqoYmaxNQpcxf8H8wKNXaZkvA1YIWdvJxAbbVHVvZU/204MX A==; X-CSE-ConnectionGUID: jVFrHwDsTaqKoUUe/H/9Dw== X-CSE-MsgGUID: OS8rmO9bTHybSrxnLeY5Cw== X-IronPort-AV: E=McAfee;i="6600,9927,11072"; a="22190327" X-IronPort-AV: E=Sophos;i="6.08,159,1712646000"; d="scan'208";a="22190327" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 May 2024 18:49:33 -0700 X-CSE-ConnectionGUID: Jcq3PLaqSPu90jfmn4yBZQ== X-CSE-MsgGUID: ky1f/JshQV6FIKFO/2o5pQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,159,1712646000"; d="scan'208";a="30528358" Received: from shvmail02.sh.intel.com ([10.239.244.9]) by fmviesa009.fm.intel.com with ESMTP; 13 May 2024 18:49:31 -0700 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail02.sh.intel.com (Postfix) with ESMTP id 66D261010700; Tue, 14 May 2024 09:49:30 +0800 (CST) From: pan2.li@intel.com To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, kito.cheng@gmail.com, jeffreyalaw@gmail.com, Pan Li Subject: [committed] RISC-V: Fix format issue for trailing operator [NFC] Date: Tue, 14 May 2024 09:49:28 +0800 Message-Id: <20240514014928.320228-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-11.8 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, SPF_HELO_NONE, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org From: Pan Li This patch would like to fix below format issue of trailing operator. === ERROR type #1: trailing operator (4 error(s)) === gcc/config/riscv/riscv-vector-builtins.cc:4641:39: if ((exts & RVV_REQUIRE_ELEN_FP_16) && gcc/config/riscv/riscv-vector-builtins.cc:4651:39: if ((exts & RVV_REQUIRE_ELEN_FP_32) && gcc/config/riscv/riscv-vector-builtins.cc:4661:39: if ((exts & RVV_REQUIRE_ELEN_FP_64) && gcc/config/riscv/riscv-vector-builtins.cc:4670:36: if ((exts & RVV_REQUIRE_ELEN_64) && Passed the ./contrib/check_GNU_style.sh for this patch, and double checked there is no other format issue of the original patch. Committed as format change. gcc/ChangeLog: * config/riscv/riscv-vector-builtins.cc (validate_instance_type_required_extensions): Remove the operator from the trailing and put it to new line. Signed-off-by: Pan Li --- gcc/config/riscv/riscv-vector-builtins.cc | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/gcc/config/riscv/riscv-vector-builtins.cc b/gcc/config/riscv/riscv-vector-builtins.cc index 3fdb4400d70..c08d87a2680 100644 --- a/gcc/config/riscv/riscv-vector-builtins.cc +++ b/gcc/config/riscv/riscv-vector-builtins.cc @@ -4638,8 +4638,8 @@ validate_instance_type_required_extensions (const rvv_type_info type, { uint64_t exts = type.required_extensions; - if ((exts & RVV_REQUIRE_ELEN_FP_16) && - !TARGET_VECTOR_ELEN_FP_16_P (riscv_vector_elen_flags)) + if ((exts & RVV_REQUIRE_ELEN_FP_16) + && !TARGET_VECTOR_ELEN_FP_16_P (riscv_vector_elen_flags)) { error_at (EXPR_LOCATION (exp), "built-in function %qE requires the " @@ -4648,8 +4648,8 @@ validate_instance_type_required_extensions (const rvv_type_info type, return false; } - if ((exts & RVV_REQUIRE_ELEN_FP_32) && - !TARGET_VECTOR_ELEN_FP_32_P (riscv_vector_elen_flags)) + if ((exts & RVV_REQUIRE_ELEN_FP_32) + && !TARGET_VECTOR_ELEN_FP_32_P (riscv_vector_elen_flags)) { error_at (EXPR_LOCATION (exp), "built-in function %qE requires the " @@ -4658,8 +4658,8 @@ validate_instance_type_required_extensions (const rvv_type_info type, return false; } - if ((exts & RVV_REQUIRE_ELEN_FP_64) && - !TARGET_VECTOR_ELEN_FP_64_P (riscv_vector_elen_flags)) + if ((exts & RVV_REQUIRE_ELEN_FP_64) + && !TARGET_VECTOR_ELEN_FP_64_P (riscv_vector_elen_flags)) { error_at (EXPR_LOCATION (exp), "built-in function %qE requires the zve64d or v ISA extension", @@ -4667,8 +4667,8 @@ validate_instance_type_required_extensions (const rvv_type_info type, return false; } - if ((exts & RVV_REQUIRE_ELEN_64) && - !TARGET_VECTOR_ELEN_64_P (riscv_vector_elen_flags)) + if ((exts & RVV_REQUIRE_ELEN_64) + && !TARGET_VECTOR_ELEN_64_P (riscv_vector_elen_flags)) { error_at (EXPR_LOCATION (exp), "built-in function %qE requires the "