From patchwork Sun Apr 28 05:58:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: liuhongt X-Patchwork-Id: 1928574 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256 header.s=Intel header.b=MpQg5sm/; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4VRwnw6PTyz23t4 for ; Sun, 28 Apr 2024 16:01:40 +1000 (AEST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 1C63A3858C31 for ; Sun, 28 Apr 2024 06:01:39 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.16]) by sourceware.org (Postfix) with ESMTPS id 63DD83858D33 for ; Sun, 28 Apr 2024 06:00:25 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 63DD83858D33 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 63DD83858D33 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=192.198.163.16 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1714284028; cv=none; b=JRxsC6+BVjx2RhdsVhCliwbDeJ23d6tCTLRzWTYHgHWX0fmXLNLZTVIIBioxYniE8/HqNzwAcKfdxK/Q/0t2ftXbVWDs7AnV4mhBtk+rm/qWIc5sojdn7JVmeUyyl8IR3sRxn1Ra2qApPX+IjViEFioDjlsszp7/XB4dULaitGc= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1714284028; c=relaxed/simple; bh=P6Vi82qTqF1MVviQDWDW4eCJjaxZ2/gGtRSM8dGqTlo=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=xbGn8Pl58yvQL1ylq33C2qwGNtby4Ck7Dm612CpxMc/D4E9guvAwslUNDgzxYk0eii0rs93YcVOEORPHgZAN5JKiI3ZsCmB+mZ8nd0oVSXHEF03LWepXfw2J2M9vXyXU7ybVBxzSYcZJ18wnEhWo//sJyhPDmI223EyxbaHiL3M= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1714284026; x=1745820026; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=P6Vi82qTqF1MVviQDWDW4eCJjaxZ2/gGtRSM8dGqTlo=; b=MpQg5sm/PKXGRb5B2CiohDRixeJdTurWCT6NhlshQL0hjlW2/jiaqwya 1uCUFzRpUvO+B8pCoOjh0itXCdickP4+LzUy5dYhdxEJpkFsQFjici/El Mer5LwVuumoVVMU6BoLAhLfFicb9DW+dZuIJYmsXP2gN/I4MOpVuZTl95 nlMz+JXB1u6YLnNuvChoWHuTfH8e9Z1nvxmfg7PXF4saifH/a8Qz3CwGl 3/gKmjgQWEw8Vlxbr8RhGGpfHwfikJxZ8iwxEJ+Ftve1yq5Pj4Nb9Anar r/sFp91Onch0DKejxWRT1owR+WmzcEvOWSA64WtECwgyf1sAcBQRuKagI w==; X-CSE-ConnectionGUID: OnHAdoAqTxG16Y0qCehuzw== X-CSE-MsgGUID: Jwj3UOQQQD6Y5s7Y4PJl8w== X-IronPort-AV: E=McAfee;i="6600,9927,11057"; a="10508291" X-IronPort-AV: E=Sophos;i="6.07,236,1708416000"; d="scan'208";a="10508291" Received: from orviesa002.jf.intel.com ([10.64.159.142]) by fmvoesa110.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Apr 2024 23:00:25 -0700 X-CSE-ConnectionGUID: knKtkGXQT0q5InBZHIeWsg== X-CSE-MsgGUID: /bNzfxekTJezRBLSCV1jAw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,236,1708416000"; d="scan'208";a="56719503" Received: from shvmail03.sh.intel.com ([10.239.245.20]) by orviesa002.jf.intel.com with ESMTP; 27 Apr 2024 23:00:21 -0700 Received: from shliclel4217.sh.intel.com (shliclel4217.sh.intel.com [10.239.240.127]) by shvmail03.sh.intel.com (Postfix) with ESMTP id 17DF91009141; Sun, 28 Apr 2024 14:00:20 +0800 (CST) From: liuhongt To: gcc-patches@gcc.gnu.org Cc: crazylht@gmail.com, hjl.tools@gmail.com Subject: [PATCH 1/2] [x86] Support dot_prod optabs for 64-bit vector. Date: Sun, 28 Apr 2024 13:58:18 +0800 Message-Id: <20240428055819.2313356-1-hongtao.liu@intel.com> X-Mailer: git-send-email 2.31.1 MIME-Version: 1.0 X-Spam-Status: No, score=-12.2 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org Bootstrapped and regtested on x86_64-pc-linux-gnu{-m32,}. Ready push to trunk. gcc/ChangeLog: PR target/113079 * config/i386/mmx.md (usdot_prodv8qi): New expander. (sdot_prodv8qi): Ditto. (udot_prodv8qi): Ditto. (usdot_prodv4hi): Ditto. (udot_prodv4hi): Ditto. (sdot_prodv4hi): Ditto. gcc/testsuite/ChangeLog: * gcc.target/i386/pr113079.c: New test. * gcc.target/i386/pr113079-2.c: New test. * gcc.target/i386/sse4-pr113079-2.c: New test. --- gcc/config/i386/mmx.md | 195 ++++++++++++++++++ gcc/testsuite/gcc.target/i386/pr113079-2.c | 161 +++++++++++++++ gcc/testsuite/gcc.target/i386/pr113079.c | 57 +++++ .../gcc.target/i386/sse4-pr113079-2.c | 158 ++++++++++++++ 4 files changed, 571 insertions(+) create mode 100644 gcc/testsuite/gcc.target/i386/pr113079-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr113079.c create mode 100644 gcc/testsuite/gcc.target/i386/sse4-pr113079-2.c diff --git a/gcc/config/i386/mmx.md b/gcc/config/i386/mmx.md index 9a8d6030d8b..5f342497885 100644 --- a/gcc/config/i386/mmx.md +++ b/gcc/config/i386/mmx.md @@ -6342,6 +6342,201 @@ (define_expand "usadv8qi" DONE; }) +(define_expand "usdot_prodv8qi" + [(match_operand:V2SI 0 "register_operand") + (match_operand:V8QI 1 "register_operand") + (match_operand:V8QI 2 "register_operand") + (match_operand:V2SI 3 "register_operand")] + "TARGET_MMX_WITH_SSE && TARGET_SSE4_1" +{ + operands[1] = force_reg (V8QImode, operands[1]); + operands[2] = force_reg (V8QImode, operands[2]); + operands[3] = force_reg (V2SImode, operands[3]); + + if ((TARGET_AVX512VNNI && TARGET_AVX512VL) + || TARGET_AVXVNNI) + { + rtx op1 = lowpart_subreg (V16QImode, operands[1], V8QImode); + rtx op2 = lowpart_subreg (V16QImode, operands[2], V8QImode); + rtx op3 = lowpart_subreg (V4SImode, operands[3], V2SImode); + rtx op0 = gen_reg_rtx (V4SImode); + + emit_insn (gen_usdot_prodv16qi (op0, op1, op2, op3)); + emit_move_insn (operands[0], lowpart_subreg (V2SImode, op0, V4SImode)); + } + else + { + rtx op1 = gen_reg_rtx (V8HImode); + rtx op2 = gen_reg_rtx (V8HImode); + rtx op3 = gen_reg_rtx (V4SImode); + rtx op0 = gen_reg_rtx (V4SImode); + rtx op0_1 = gen_reg_rtx (V4SImode); + + emit_move_insn (op3, CONST0_RTX (V4SImode)); + emit_insn (gen_zero_extendv8qiv8hi2 (op1, operands[1])); + emit_insn (gen_extendv8qiv8hi2 (op2, operands[2])); + emit_insn (gen_sdot_prodv8hi (op0, op1, op2, op3)); + + /* vec_perm (op0, 2, 3, 0, 1); */ + emit_insn (gen_sse2_pshufd (op0_1, op0, GEN_INT (78))); + emit_insn (gen_addv4si3 (op0, op0, op0_1)); + emit_insn (gen_addv2si3 (operands[0], operands[3], + lowpart_subreg (V2SImode, op0, V4SImode))); + } + DONE; +}) + +(define_expand "sdot_prodv8qi" + [(match_operand:V2SI 0 "register_operand") + (match_operand:V8QI 1 "register_operand") + (match_operand:V8QI 2 "register_operand") + (match_operand:V2SI 3 "register_operand")] + "TARGET_MMX_WITH_SSE && TARGET_SSE4_1" +{ + operands[1] = force_reg (V8QImode, operands[1]); + operands[2] = force_reg (V8QImode, operands[2]); + operands[3] = force_reg (V2SImode, operands[3]); + + if (TARGET_AVXVNNIINT8) + { + rtx op1 = lowpart_subreg (V16QImode, operands[1], V8QImode); + rtx op2 = lowpart_subreg (V16QImode, operands[2], V8QImode); + rtx op3 = lowpart_subreg (V4SImode, operands[3], V2SImode); + rtx op0 = gen_reg_rtx (V4SImode); + + emit_insn (gen_sdot_prodv16qi (op0, op1, op2, op3)); + emit_move_insn (operands[0], lowpart_subreg (V2SImode, op0, V4SImode)); + } + else + { + rtx op1 = gen_reg_rtx (V8HImode); + rtx op2 = gen_reg_rtx (V8HImode); + rtx op3 = gen_reg_rtx (V4SImode); + rtx op0 = gen_reg_rtx (V4SImode); + rtx op0_1 = gen_reg_rtx (V4SImode); + + emit_move_insn (op3, CONST0_RTX (V4SImode)); + emit_insn (gen_extendv8qiv8hi2 (op1, operands[1])); + emit_insn (gen_extendv8qiv8hi2 (op2, operands[2])); + emit_insn (gen_sdot_prodv8hi (op0, op1, op2, op3)); + + /* vec_perm (op0, 2, 3, 0, 1); */ + emit_insn (gen_sse2_pshufd (op0_1, op0, GEN_INT (78))); + emit_insn (gen_addv4si3 (op0, op0, op0_1)); + emit_insn (gen_addv2si3 (operands[0], operands[3], + lowpart_subreg (V2SImode, op0, V4SImode))); + } + DONE; + +}) + +(define_expand "udot_prodv8qi" + [(match_operand:V2SI 0 "register_operand") + (match_operand:V8QI 1 "register_operand") + (match_operand:V8QI 2 "register_operand") + (match_operand:V2SI 3 "register_operand")] + "TARGET_MMX_WITH_SSE && TARGET_SSE4_1" +{ + operands[1] = force_reg (V8QImode, operands[1]); + operands[2] = force_reg (V8QImode, operands[2]); + operands[3] = force_reg (V2SImode, operands[3]); + + if (TARGET_AVXVNNIINT8) + { + rtx op1 = lowpart_subreg (V16QImode, operands[1], V8QImode); + rtx op2 = lowpart_subreg (V16QImode, operands[2], V8QImode); + rtx op3 = lowpart_subreg (V4SImode, operands[3], V2SImode); + rtx op0 = gen_reg_rtx (V4SImode); + + emit_insn (gen_udot_prodv16qi (op0, op1, op2, op3)); + emit_move_insn (operands[0], lowpart_subreg (V2SImode, op0, V4SImode)); + } + else + { + rtx op1 = gen_reg_rtx (V8HImode); + rtx op2 = gen_reg_rtx (V8HImode); + rtx op3 = gen_reg_rtx (V4SImode); + rtx op0 = gen_reg_rtx (V4SImode); + rtx op0_1 = gen_reg_rtx (V4SImode); + + emit_move_insn (op3, CONST0_RTX (V4SImode)); + emit_insn (gen_zero_extendv8qiv8hi2 (op1, operands[1])); + emit_insn (gen_zero_extendv8qiv8hi2 (op2, operands[2])); + emit_insn (gen_sdot_prodv8hi (op0, op1, op2, op3)); + + /* vec_perm (op0, 2, 3, 0, 1); */ + emit_insn (gen_sse2_pshufd (op0_1, op0, GEN_INT (78))); + emit_insn (gen_addv4si3 (op0, op0, op0_1)); + emit_insn (gen_addv2si3 (operands[0], operands[3], + lowpart_subreg (V2SImode, op0, V4SImode))); + } + DONE; + +}) + +(define_expand "usdot_prodv4hi" + [(match_operand:V2SI 0 "register_operand") + (match_operand:V4HI 1 "register_operand") + (match_operand:V4HI 2 "register_operand") + (match_operand:V2SI 3 "register_operand")] + "TARGET_AVXVNNIINT16 && TARGET_MMX_WITH_SSE" +{ + operands[1] = force_reg (V4HImode, operands[1]); + operands[2] = force_reg (V4HImode, operands[2]); + operands[3] = force_reg (V2SImode, operands[3]); + + rtx op1 = lowpart_subreg (V8HImode, operands[1], V4HImode); + rtx op2 = lowpart_subreg (V8HImode, operands[2], V4HImode); + rtx op3 = lowpart_subreg (V4SImode, operands[3], V2SImode); + rtx op0 = gen_reg_rtx (V4SImode); + + emit_insn (gen_usdot_prodv8hi (op0, op1, op2, op3)); + emit_move_insn (operands[0], lowpart_subreg (V2SImode, op0, V4SImode)); + DONE; +}) + +(define_expand "udot_prodv4hi" + [(match_operand:V2SI 0 "register_operand") + (match_operand:V4HI 1 "register_operand") + (match_operand:V4HI 2 "register_operand") + (match_operand:V2SI 3 "register_operand")] + "TARGET_AVXVNNIINT16 && TARGET_MMX_WITH_SSE" +{ + operands[1] = force_reg (V4HImode, operands[1]); + operands[2] = force_reg (V4HImode, operands[2]); + operands[3] = force_reg (V2SImode, operands[3]); + + rtx op1 = lowpart_subreg (V8HImode, operands[1], V4HImode); + rtx op2 = lowpart_subreg (V8HImode, operands[2], V4HImode); + rtx op3 = lowpart_subreg (V4SImode, operands[3], V2SImode); + rtx op0 = gen_reg_rtx (V4SImode); + + emit_insn (gen_udot_prodv8hi (op0, op1, op2, op3)); + emit_move_insn (operands[0], lowpart_subreg (V2SImode, op0, V4SImode)); + DONE; +}) + +(define_expand "sdot_prodv4hi" + [(match_operand:V2SI 0 "register_operand") + (match_operand:V4HI 1 "register_operand") + (match_operand:V4HI 2 "register_operand") + (match_operand:V2SI 3 "register_operand")] + "TARGET_MMX_WITH_SSE" +{ + operands[1] = force_reg (V4HImode, operands[1]); + operands[2] = force_reg (V4HImode, operands[2]); + operands[3] = force_reg (V2SImode, operands[3]); + + rtx op1 = lowpart_subreg (V8HImode, operands[1], V4HImode); + rtx op2 = lowpart_subreg (V8HImode, operands[2], V4HImode); + rtx op3 = lowpart_subreg (V4SImode, operands[3], V2SImode); + rtx op0 = gen_reg_rtx (V4SImode); + + emit_insn (gen_sdot_prodv8hi (op0, op1, op2, op3)); + emit_move_insn (operands[0], lowpart_subreg (V2SImode, op0, V4SImode)); + DONE; +}) + (define_insn_and_split "mmx_pmovmskb" [(set (match_operand:SI 0 "register_operand" "=r,r,jr") (unspec:SI [(match_operand:V8QI 1 "register_operand" "y,x,x")] diff --git a/gcc/testsuite/gcc.target/i386/pr113079-2.c b/gcc/testsuite/gcc.target/i386/pr113079-2.c new file mode 100644 index 00000000000..2f0e4e824df --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr113079-2.c @@ -0,0 +1,161 @@ +/* { dg-do run } */ +/* { dg-options "-O2 -mavxvnniint8 -mavxvnni -mavxvnniint16" } */ +/* { dg-require-effective-target avxvnniint16 } */ +/* { dg-require-effective-target avxvnniint8 } */ + +#define AVXVNNIINT16 +#define AVXVNNIINT8 +#ifndef CHECK +#define CHECK "avx-check.h" +#endif + +#ifndef TEST +#define TEST avx_test +#endif + +#include CHECK +#include "pr113079.c" + +#define N 256 + +short hs1[4], hs2[4]; +unsigned short hu1[4], hu2[4]; +char qs1[16], qs2[16]; +unsigned char qu1[16], qu2[16]; + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +usdot_prodv4hi_scalar (unsigned short *a, short *b, int c) +{ + int i; + for (i = 0; i < 4; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +udot_prodv4hi_scalar (unsigned short *a, unsigned short *b, int c) +{ + int i; + for (i = 0; i < 4; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +sdot_prodv4hi_scalar (short *a, short *b, int c) +{ + int i; + for (i = 0; i < 4; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +usdot_prodv8qi_scalar (unsigned char *a, char *b, int c) +{ + int i; + for (i = 0; i < 8; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +udot_prodv8qi_scalar (unsigned char *a, unsigned char *b, int c) +{ + int i; + for (i = 0; i < 8; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +sdot_prodv8qi_scalar (char *a, char *b, int c) +{ + int i; + for (i = 0; i < 8; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +void init () +{ + int i; + + for (i = 0; i < 4; i++) + { + hs1[i] = -i + 2; + hs2[i] = -i * 2; + hu1[i] = i * 3; + hu2[i] = i * 4; + } + + for (i = 0; i < 8; i++) + { + qs1[i] = -i + 2; + qs2[i] = -i * 2; + qu1[i] = i * 3; + qu2[i] = i * 4; + } + +} + +void +TEST (void) +{ + init (); + int usdot_prodv8qi_ref; + int sdot_prodv8qi_ref; + int udot_prodv8qi_ref; + int usdot_prodv4hi_ref; + int sdot_prodv4hi_ref; + int udot_prodv4hi_ref; + + int usdot_prodv8qi_exp; + int sdot_prodv8qi_exp; + int udot_prodv8qi_exp; + int usdot_prodv4hi_exp; + int sdot_prodv4hi_exp; + int udot_prodv4hi_exp; + + usdot_prodv8qi_ref = usdot_prodv8qi (qu1, qs1, 1); + usdot_prodv8qi_exp = usdot_prodv8qi_scalar (qu1, qs1, 1); + if (usdot_prodv8qi_ref != usdot_prodv8qi_exp) + abort (); + + udot_prodv8qi_ref = udot_prodv8qi (qu1, qu2, 2); + udot_prodv8qi_exp = udot_prodv8qi_scalar (qu1, qu2, 2); + if (udot_prodv8qi_ref != udot_prodv8qi_exp) + abort (); + + sdot_prodv8qi_ref = sdot_prodv8qi (qs1, qs2, 3); + sdot_prodv8qi_exp = sdot_prodv8qi_scalar (qs1, qs2, 3); + if (sdot_prodv8qi_ref != sdot_prodv8qi_exp) + abort (); + + usdot_prodv4hi_ref = usdot_prodv4hi (hu1, hs1, 4); + usdot_prodv4hi_exp = usdot_prodv4hi_scalar (hu1, hs1, 4); + if (usdot_prodv4hi_ref != usdot_prodv4hi_exp) + abort (); + + udot_prodv4hi_ref = udot_prodv4hi (hu1, hu2, 5); + udot_prodv4hi_exp = udot_prodv4hi_scalar (hu1, hu2, 5); + if (udot_prodv4hi_ref != udot_prodv4hi_exp) + abort (); + + sdot_prodv4hi_ref = sdot_prodv4hi (hs1, hs2, 6); + sdot_prodv4hi_exp = sdot_prodv4hi_scalar (hs1, hs2, 6); + if (sdot_prodv4hi_ref != sdot_prodv4hi_exp) + abort (); +} diff --git a/gcc/testsuite/gcc.target/i386/pr113079.c b/gcc/testsuite/gcc.target/i386/pr113079.c new file mode 100644 index 00000000000..a2232c22255 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr113079.c @@ -0,0 +1,57 @@ +/* { dg-do compile { target { ! ia32 } } } */ +/* { dg-options "-mavxvnniint8 -mavxvnniint16 -O2 -mavxvnni" } */ +/* { dg-final { scan-assembler-times "vpdpbusd" 1 } } */ +/* { dg-final { scan-assembler-times "vpdpbssd" 1 } } */ +/* { dg-final { scan-assembler-times "vpdpbuud" 1 } } */ +/* { dg-final { scan-assembler-times "vpdpwssd" 1 } } */ +/* { dg-final { scan-assembler-times "vpdpwuud" 1 } } */ +/* { dg-final { scan-assembler-times "vpdpwusd" 1 } } */ + +int +__attribute__((noinline)) +usdot_prodv8qi (unsigned char* p, char* q, int sum) +{ + for (int i = 0; i != 8; i++) + sum += p[i] * q[i]; + return sum; +} + +int +udot_prodv8qi (unsigned char* p, unsigned char* q, int sum) +{ + for (int i = 0; i != 8; i++) + sum += p[i] * q[i]; + return sum; +} + +int +sdot_prodv8qi (char* p, char* q, int sum) +{ + for (int i = 0; i != 8; i++) + sum += p[i] * q[i]; + return sum; +} + +int +usdot_prodv4hi (unsigned short* p, short* q, int sum) +{ + for (int i = 0; i != 4; i++) + sum += p[i] * q[i]; + return sum; +} + +int +sdot_prodv4hi (short* p, short* q, int sum) +{ + for (int i = 0; i != 4; i++) + sum += p[i] * q[i]; + return sum; +} + +int +udot_prodv4hi (unsigned short* p, unsigned short* q, int sum) +{ + for (int i = 0; i != 4; i++) + sum += p[i] * q[i]; + return sum; +} diff --git a/gcc/testsuite/gcc.target/i386/sse4-pr113079-2.c b/gcc/testsuite/gcc.target/i386/sse4-pr113079-2.c new file mode 100644 index 00000000000..1d06635aa6e --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/sse4-pr113079-2.c @@ -0,0 +1,158 @@ +/* { dg-do run } */ +/* { dg-require-effective-target sse4 } */ +/* { dg-options "-O2 -msse4.1" } */ + +#ifndef CHECK_H +#define CHECK_H "sse4_1-check.h" +#endif + +#ifndef TEST +#define TEST sse4_1_test +#endif + +#include CHECK_H +#include "pr113079.c" + +#define N 256 + +short hs1[4], hs2[4]; +unsigned short hu1[4], hu2[4]; +char qs1[16], qs2[16]; +unsigned char qu1[16], qu2[16]; + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +usdot_prodv4hi_scalar (unsigned short *a, short *b, int c) +{ + int i; + for (i = 0; i < 4; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +udot_prodv4hi_scalar (unsigned short *a, unsigned short *b, int c) +{ + int i; + for (i = 0; i < 4; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +sdot_prodv4hi_scalar (short *a, short *b, int c) +{ + int i; + for (i = 0; i < 4; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +usdot_prodv8qi_scalar (unsigned char *a, char *b, int c) +{ + int i; + for (i = 0; i < 8; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +udot_prodv8qi_scalar (unsigned char *a, unsigned char *b, int c) +{ + int i; + for (i = 0; i < 8; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +int __attribute__((noinline, noclone, optimize("no-tree-vectorize"))) +sdot_prodv8qi_scalar (char *a, char *b, int c) +{ + int i; + for (i = 0; i < 8; i++) + { + c += ((int) a[i] * (int) b[i]); + } + return c; +} + +void init () +{ + int i; + + for (i = 0; i < 4; i++) + { + hs1[i] = -i + 2; + hs2[i] = -i * 2; + hu1[i] = i * 3; + hu2[i] = i * 4; + } + + for (i = 0; i < 8; i++) + { + qs1[i] = -i + 2; + qs2[i] = -i * 2; + qu1[i] = i * 3; + qu2[i] = i * 4; + } + +} + +void +TEST (void) +{ + init (); + int usdot_prodv8qi_ref; + int sdot_prodv8qi_ref; + int udot_prodv8qi_ref; + int usdot_prodv4hi_ref; + int sdot_prodv4hi_ref; + int udot_prodv4hi_ref; + + int usdot_prodv8qi_exp; + int sdot_prodv8qi_exp; + int udot_prodv8qi_exp; + int usdot_prodv4hi_exp; + int sdot_prodv4hi_exp; + int udot_prodv4hi_exp; + + usdot_prodv8qi_ref = usdot_prodv8qi (qu1, qs1, 1); + usdot_prodv8qi_exp = usdot_prodv8qi_scalar (qu1, qs1, 1); + if (usdot_prodv8qi_ref != usdot_prodv8qi_exp) + abort (); + + udot_prodv8qi_ref = udot_prodv8qi (qu1, qu2, 2); + udot_prodv8qi_exp = udot_prodv8qi_scalar (qu1, qu2, 2); + if (udot_prodv8qi_ref != udot_prodv8qi_exp) + abort (); + + sdot_prodv8qi_ref = sdot_prodv8qi (qs1, qs2, 3); + sdot_prodv8qi_exp = sdot_prodv8qi_scalar (qs1, qs2, 3); + if (sdot_prodv8qi_ref != sdot_prodv8qi_exp) + abort (); + + usdot_prodv4hi_ref = usdot_prodv4hi (hu1, hs1, 4); + usdot_prodv4hi_exp = usdot_prodv4hi_scalar (hu1, hs1, 4); + if (usdot_prodv4hi_ref != usdot_prodv4hi_exp) + abort (); + + udot_prodv4hi_ref = udot_prodv4hi (hu1, hu2, 5); + udot_prodv4hi_exp = udot_prodv4hi_scalar (hu1, hu2, 5); + if (udot_prodv4hi_ref != udot_prodv4hi_exp) + abort (); + + sdot_prodv4hi_ref = sdot_prodv4hi (hs1, hs2, 6); + sdot_prodv4hi_exp = sdot_prodv4hi_scalar (hs1, hs2, 6); + if (sdot_prodv4hi_ref != sdot_prodv4hi_exp) + abort (); +}