diff mbox

PATCH: PR target/59088: -mtune=core-avx2 doesn't turn on SSE unaligned load/store

Message ID 20131112135508.GA841@intel.com
State New
Headers show

Commit Message

H.J. Lu Nov. 12, 2013, 1:55 p.m. UTC 
I checked in this patch to turn on SEE unaligned load and store for
Haswell. OK for 4.8?

Thanks.

H.J.
---
2013-11-12  H.J. Lu  <hongjiu.lu@intel.com>

	PR target/59088
	* config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL):
	Set for m_HASWELL.
	(X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Set for m_HASWELL.

Comments

Uros Bizjak Nov. 12, 2013, 2:28 p.m. UTC | #1 
On Tue, Nov 12, 2013 at 2:55 PM, H.J. Lu <hongjiu.lu@intel.com> wrote:
> I checked in this patch to turn on SEE unaligned load and store for
> Haswell. OK for 4.8?
>
> Thanks.
>
> H.J.
> ---
> 2013-11-12  H.J. Lu  <hongjiu.lu@intel.com>
>
>         PR target/59088
>         * config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL):
>         Set for m_HASWELL.
>         (X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Set for m_HASWELL.

OK.

Thanks,
Uros.
diff mbox

Patch

diff --git a/gcc/config/i386/x86-tune.def b/gcc/config/i386/x86-tune.def
index 1a85ce2..90948c9 100644
--- a/gcc/config/i386/x86-tune.def
+++ b/gcc/config/i386/x86-tune.def
@@ -318,12 +318,12 @@  DEF_TUNE (X86_TUNE_GENERAL_REGS_SSE_SPILL, "general_regs_sse_spill",
 /* X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL: Use movups for misaligned loads instead
    of a sequence loading registers by parts.  */
 DEF_TUNE (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL, "sse_unaligned_load_optimal",
-          m_COREI7 | m_COREI7_AVX | m_AMDFAM10 | m_BDVER | m_BTVER | m_SLM | m_GENERIC)
+          m_COREI7 | m_COREI7_AVX | m_HASWELL | m_AMDFAM10 | m_BDVER | m_BTVER | m_SLM | m_GENERIC)
 
 /* X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL: Use movups for misaligned stores instead
    of a sequence loading registers by parts.  */
 DEF_TUNE (X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL, "sse_unaligned_store_optimal",
-          m_COREI7 | m_COREI7_AVX | m_BDVER | m_SLM | m_GENERIC)
+          m_COREI7 | m_COREI7_AVX | m_HASWELL | m_BDVER | m_SLM | m_GENERIC)
 
 /* Use packed single precision instructions where posisble.  I.e. movups instead
    of movupd.  */