From patchwork Mon Dec  6 13:57:58 2010
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: "H.J. Lu" <hongjiu.lu@intel.com>
X-Patchwork-Id: 74349
Return-Path: 
 <gcc-patches-return-280350-incoming=patchwork.ozlabs.org@gcc.gnu.org>
X-Original-To: incoming@patchwork.ozlabs.org
Delivered-To: patchwork-incoming@bilbo.ozlabs.org
Received: from sourceware.org (server1.sourceware.org [209.132.180.131])
	by ozlabs.org (Postfix) with SMTP id E219AB7043
	for <incoming@patchwork.ozlabs.org>;
	Tue,  7 Dec 2010 00:58:12 +1100 (EST)
Received: (qmail 29803 invoked by alias); 6 Dec 2010 13:58:08 -0000
Received: (qmail 29792 invoked by uid 22791); 6 Dec 2010 13:58:06 -0000
X-SWARE-Spam-Status: No, hits=-1.3 required=5.0	tests=AWL, BAYES_00,
	NO_DNS_FOR_FROM, T_RP_MATCHES_RCVD
X-Spam-Check-By: sourceware.org
Received: from mga02.intel.com (HELO mga02.intel.com) (134.134.136.20) by
	sourceware.org (qpsmtpd/0.43rc1) with ESMTP;
	Mon, 06 Dec 2010 13:58:00 +0000
Received: from orsmga002.jf.intel.com ([10.7.209.21]) by
	orsmga101.jf.intel.com with ESMTP; 06 Dec 2010 05:57:58 -0800
X-ExtLoop1: 1
Received: from gnu-6.sc.intel.com ([10.3.194.135]) by orsmga002.jf.intel.com
	with ESMTP; 06 Dec 2010 05:57:58 -0800
Received: by gnu-6.sc.intel.com (Postfix, from userid 500)	id 5F5A61808FF;
	Mon,  6 Dec 2010 05:57:58 -0800 (PST)
Date: Mon, 6 Dec 2010 05:57:58 -0800
From: "H.J. Lu" <hongjiu.lu@intel.com>
To: gcc-patches@gcc.gnu.org
Cc: Uros Bizjak <ubizjak@gmail.com>
Subject: PATCH: Turn on unaligned SSE load/store for Core i7
Message-ID: <20101206135758.GA16679@intel.com>
Reply-To: "H.J. Lu" <hjl.tools@gmail.com>
MIME-Version: 1.0
Content-Disposition: inline
User-Agent: Mutt/1.5.21 (2010-09-15)
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Unsubscribe: 
 <mailto:gcc-patches-unsubscribe-incoming=patchwork.ozlabs.org@gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
Delivered-To: mailing list gcc-patches@gcc.gnu.org

Hi,

This patch turns on unaligned SSE load/store for Core i7.  It improves
SPEC CPU 2000/2006 FP -O3 by 3-4%.  OK for trunk?

Thanks.


H.J.
---
2010-12-06  H.J. Lu  <hongjiu.lu@intel.com>

	* config/i386/i386.c (m_COREI7): New.
	(initial_ix86_tune_features): Turn on
	X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL and
	X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL for Core i7.

diff --git a/gcc/config/i386/i386.c b/gcc/config/i386/i386.c
index fafa299..36bb154 100644
--- a/gcc/config/i386/i386.c
+++ b/gcc/config/i386/i386.c
@@ -1644,6 +1644,7 @@ const struct processor_costs *ix86_cost = &pentium_cost;
 #define m_CORE2_64  (1<<PROCESSOR_CORE2_64)
 #define m_COREI7_32  (1<<PROCESSOR_COREI7_32)
 #define m_COREI7_64  (1<<PROCESSOR_COREI7_64)
+#define m_COREI7  (m_COREI7_32 | m_COREI7_64)
 #define m_CORE2I7_32  (m_CORE2_32 | m_COREI7_32)
 #define m_CORE2I7_64  (m_CORE2_64 | m_COREI7_64)
 #define m_CORE2I7  (m_CORE2I7_32 | m_CORE2I7_64)
@@ -1810,10 +1811,10 @@ static unsigned int initial_ix86_tune_features[X86_TUNE_LAST] = {
   | m_AMDFAM10 | m_BDVER1,
 
   /* X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL */
-  m_AMDFAM10 | m_BDVER1,
+  m_AMDFAM10 | m_BDVER1 | m_COREI7,
 
   /* X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL */
-  m_BDVER1,
+  m_BDVER1 | m_COREI7,
 
   /* X86_TUNE_SSE_PACKED_SINGLE_INSN_OPTIMAL */
   m_BDVER1,