Toggle navigation
Patchwork
GNU Compiler Collection
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
liuhongt
| State =
Action Required
| Archived =
No
| 611 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
davem
davem
davem
andmur01
amitay
matttbe
pabeni
istokes
tytso
aparcar
Ansuel
goliath
martineau
danielschwierzeck
mariosix
dcaratti
hs
ovsrobot
ovsrobot
tpetazzoni
XiaoYang
aserdean
marex
khem
mkorpershoek
liwang
mmichelson
danielhb
groug
robimarko
npiggin
apritzel
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
0andriy
981213
monstr
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
vigneshr
mraynal
chunkeey
stewart
stewart
jacmet
kabel
ukleinek
ukleinek
prom
ivanhu
rfried
sjg
ehristev
freenix
kevery
Jaehoon
rsalvaterra
adrianschmutzler
akumar
hegdevasant
hegdevasant
jagan
ag
metan
xypron
horms
bmeng
wsa
rmilecki
rmilecki
arbab
svanheule
abelloni
pablo
pablo
apconole
wbx
trini
rw
rw
legoater
legoater
legoater
chleroy
bjonglez
ynezz
pevik
sbabic
sbabic
aik
xback
xback
richiejp
dangole
dangole
echaudron
forty
anuppatel
anuppatel
next_ghost
acer
Hauke
Hauke
benh
rgrimm
segher
pratyush
passgat
jms
jms
jms
mans0n
ruscur
jk
jk
jk
jk
jmberg
numans
Andes
xuyang
ymorin
ymorin
festevam
linusw
linusw
kubu
conchuod
tambarus
matthias_bgg
spectrum
pbrobinson
stroese
krzk
dceara
strlen
strlen
imaximets
apalos
cazzacarna
neocturne
aldot
TIENFONG
mpe
sfr
galak
arnout
ktraynor
anguy11
calebccff
robh
nbd
nbd
paulus
jm
Apply
«
1
2
3
4
…
6
7
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[x86] Split notl + pbraodcast + pand to pbroadcast + pandn more modes.
[x86] Split notl + pbraodcast + pand to pbroadcast + pandn more modes.
- - - -
-
-
-
2023-05-26
liuhongt
New
Fold _mm{, 256, 512}_abs_{epi8, epi16, epi32, epi64} into gimple ABS_EXPR.
Fold _mm{, 256, 512}_abs_{epi8, epi16, epi32, epi64} into gimple ABS_EXPR.
- - - -
-
-
-
2023-05-22
liuhongt
New
Only use NO_REGS in cost calculation when !hard_regno_mode_ok for GENERAL_REGS and mode.
Only use NO_REGS in cost calculation when !hard_regno_mode_ok for GENERAL_REGS and mode.
- - - -
-
-
-
2023-05-17
liuhongt
New
[V2] Provide -fcf-protection=branch,return.
[V2] Provide -fcf-protection=branch,return.
- - - -
-
-
-
2023-05-13
liuhongt
New
Provide -fcf-protection=branch,return.
Provide -fcf-protection=branch,return.
- - - -
-
-
-
2023-05-12
liuhongt
New
x86: Add a new option -mdaz-ftz to enable FTZ and DAZ flags in MXCSR.
x86: Add a new option -mdaz-ftz to enable FTZ and DAZ flags in MXCSR.
- - - -
-
-
-
2023-05-10
liuhongt
New
Detect bswap + rotate for byte permutation in pass_bswap.
Detect bswap + rotate for byte permutation in pass_bswap.
- - - -
-
-
-
2023-05-09
liuhongt
New
[V2,vect] Enhance NARROW FLOAT_EXPR vectorization by truncating integer to lower precision.
[V2,vect] Enhance NARROW FLOAT_EXPR vectorization by truncating integer to lower precision.
- - - -
-
-
-
2023-05-08
liuhongt
New
[powerpc] Add a peephole2 to eliminate redundant move from VSX_REGS to GENERAL_REGS when it's from …
[powerpc] Add a peephole2 to eliminate redundant move from VSX_REGS to GENERAL_REGS when it's from …
- - - -
-
-
-
2023-05-04
liuhongt
New
[v2] Canonicalize vec_merge when mask is constant.
[v2] Canonicalize vec_merge when mask is constant.
- - - -
-
-
-
2023-05-04
liuhongt
New
[vect] Enhance NARROW FLOAT_EXPR vectorization by truncating integer to lower precision.
[vect] Enhance NARROW FLOAT_EXPR vectorization by truncating integer to lower precision.
- - - -
-
-
-
2023-04-26
liuhongt
New
Add testcases for ffs/ctz vectorization.
Add testcases for ffs/ctz vectorization.
- - - -
-
-
-
2023-04-23
liuhongt
New
[2/2,i386] def_or_undef __STDCPP_FLOAT16_T__ and __STDCPP_BFLOAT16_T__ for target attribute/pragmas.
[1/2,i386] Support type _Float16/__bf16 independent of SSE2.
- - - -
-
-
-
2023-04-21
liuhongt
New
[1/2,i386] Support type _Float16/__bf16 independent of SSE2.
[1/2,i386] Support type _Float16/__bf16 independent of SSE2.
- - - -
-
-
-
2023-04-21
liuhongt
New
Canonicalize vec_merge when mask is constant.
Canonicalize vec_merge when mask is constant.
- - - -
-
-
-
2023-04-20
liuhongt
New
[2/2] Adjust testcases after better RA decision.
[1/2] Use NO_REGS in cost calculation when the preferred register class are not known yet.
- - - -
-
-
-
2023-04-20
liuhongt
New
[1/2] Use NO_REGS in cost calculation when the preferred register class are not known yet.
[1/2] Use NO_REGS in cost calculation when the preferred register class are not known yet.
- - - -
-
-
-
2023-04-20
liuhongt
New
[i386] Support type _Float16/__bf16 independent of SSE2.
[i386] Support type _Float16/__bf16 independent of SSE2.
- - - -
-
-
-
2023-04-19
liuhongt
New
Check hard_regno_mode_ok before setting lowest memory move cost for the mode with different reg cla…
Check hard_regno_mode_ok before setting lowest memory move cost for the mode with different reg cla…
- - - -
-
-
-
2023-04-04
liuhongt
New
Document signbitm2.
Document signbitm2.
- - - -
-
-
-
2023-03-31
liuhongt
New
Adjust memory_move_cost for MASK_REGS when MODE_SIZE > 8.
Adjust memory_move_cost for MASK_REGS when MODE_SIZE > 8.
- - - -
-
-
-
2023-03-31
liuhongt
New
[V2] Rename ufix_trunc/ufloat* patterns to fixuns_trunc/floatuns* to align with standard pattern na…
[V2] Rename ufix_trunc/ufloat* patterns to fixuns_trunc/floatuns* to align with standard pattern na…
- - - -
-
-
-
2023-03-30
liuhongt
New
Support vector conversion for AVX512 vcvtudq2pd/vcvttps2udq/vcvttpd2udq.
Support vector conversion for AVX512 vcvtudq2pd/vcvttps2udq/vcvttpd2udq.
- - - -
-
-
-
2023-03-30
liuhongt
New
Generate vpblendd instead of vpblendw for V4SI under AVX2.
Generate vpblendd instead of vpblendw for V4SI under AVX2.
- - - -
-
-
-
2023-03-29
liuhongt
New
Remove TARGET_GEN_MEMSET_SCRATCH_RTX since it's not used anymore.
Remove TARGET_GEN_MEMSET_SCRATCH_RTX since it's not used anymore.
- - - -
-
-
-
2023-03-22
liuhongt
New
[vect] Don't peel nonlinear iv(mult or shift) for epilog when vf is not constant.
[vect] Don't peel nonlinear iv(mult or shift) for epilog when vf is not constant.
- - - -
-
-
-
2023-02-02
liuhongt
New
Change AVX512FP16 to AVX512-FP16 which is official name.
Change AVX512FP16 to AVX512-FP16 which is official name.
- - - -
-
-
-
2023-01-29
liuhongt
New
Change AVX512FP16 to AVX512-FP16 in the document.
Change AVX512FP16 to AVX512-FP16 in the document.
- - - -
-
-
-
2023-01-29
liuhongt
New
Don't add crtfastmath.o for -shared.
Don't add crtfastmath.o for -shared.
- - - -
-
-
-
2023-01-13
liuhongt
New
[V2,2/2,x86] x86: Add a new option -mdaz-ftz to enable FTZ and DAZ flags in MXCSR.
Untitled series #332816
- - - -
-
-
-
2022-12-15
liuhongt
New
[V2,1/2] x86: Don't add crtfastmath.o for -shared
- - - -
-
-
-
2022-12-15
liuhongt
New
[x86] x86: Don't add crtfastmath.o for -shared and add a new option -mdaz-ftz to enable FTZ and DAZ…
[x86] x86: Don't add crtfastmath.o for -shared and add a new option -mdaz-ftz to enable FTZ and DAZ…
- - - -
-
-
-
2022-12-14
liuhongt
New
[x86] Fix ICE due to condition mismatch between expander and define_insn.
[x86] Fix ICE due to condition mismatch between expander and define_insn.
- - - -
-
-
-
2022-12-06
liuhongt
New
[x86] Improve ix86_expand_fast_convert_bf_to_sf with new extendbfsf2_1.
[x86] Improve ix86_expand_fast_convert_bf_to_sf with new extendbfsf2_1.
- - - -
-
-
-
2022-12-02
liuhongt
New
[x86] Fix ICE due to incorrect insn type.
[x86] Fix ICE due to incorrect insn type.
- - - -
-
-
-
2022-12-01
liuhongt
New
[1/2,V2] Implement hwasan target_hook.
[1/2,V2] Implement hwasan target_hook.
- - - -
-
-
-
2022-11-30
liuhongt
New
[x86] Fix unrecognizable insn due to illegal immediate_operand (const_int 255) of QImode.
[x86] Fix unrecognizable insn due to illegal immediate_operand (const_int 255) of QImode.
- - - -
-
-
-
2022-11-28
liuhongt
New
[V3,x86] Fix incorrect _mm_cvtsbh_ss.
[V3,x86] Fix incorrect _mm_cvtsbh_ss.
- - - -
-
-
-
2022-11-25
liuhongt
New
[v2,x86] Fix incorrect _mm_cvtsbh_ss.
[v2,x86] Fix incorrect _mm_cvtsbh_ss.
- - - -
-
-
-
2022-11-24
liuhongt
New
[x86] Fix incorrect implementation for mm_cvtsbh_ss.
[x86] Fix incorrect implementation for mm_cvtsbh_ss.
- - - -
-
-
-
2022-11-23
liuhongt
New
[x86] Some tidy up for RA related hooks.
[x86] Some tidy up for RA related hooks.
- - - -
-
-
-
2022-11-21
liuhongt
New
[x86] define builtins for "shared" avxneconvert-avx512bf16vl builtins.
[x86] define builtins for "shared" avxneconvert-avx512bf16vl builtins.
- - - -
-
-
-
2022-11-18
liuhongt
New
[2/2] Enable hwasan for x86-64.
Support HWASAN with Intel LAM
- - - -
-
-
-
2022-11-11
liuhongt
New
[1/2] Implement hwasan target_hook.
Support HWASAN with Intel LAM
- - - -
-
-
-
2022-11-11
liuhongt
New
Fix incorrect insn type to avoid ICE in memory attr auto-detection.
Fix incorrect insn type to avoid ICE in memory attr auto-detection.
- - - -
-
-
-
2022-11-08
liuhongt
New
Enable more optimization for 32-bit/64-bit shrd/shld with imm shift count.
Enable more optimization for 32-bit/64-bit shrd/shld with imm shift count.
- - - -
-
-
-
2022-10-31
liuhongt
New
[V2,x86] Fix incorrect digit constraint
[V2,x86] Fix incorrect digit constraint
- - - -
-
-
-
2022-10-31
liuhongt
New
[x86] Fix incorrect digit constraint
[x86] Fix incorrect digit constraint
- - - -
-
-
-
2022-10-27
liuhongt
New
[x86] Enable V4BFmode and V2BFmode.
[x86] Enable V4BFmode and V2BFmode.
- - - -
-
-
-
2022-10-26
liuhongt
New
Canonicalize vec_perm index to make the first index come from the first vector.
Canonicalize vec_perm index to make the first index come from the first vector.
- - - -
-
-
-
2022-10-18
liuhongt
New
[x86] Add define_insn_and_split to support general version of "kxnor".
[x86] Add define_insn_and_split to support general version of "kxnor".
- - - -
-
-
-
2022-10-11
liuhongt
New
[x86] Fix unrecognizable insn of cvtss2si.
[x86] Fix unrecognizable insn of cvtss2si.
- - - -
-
-
-
2022-10-10
liuhongt
New
Check nonlinear iv in vect_can_advance_ivs_p.
Check nonlinear iv in vect_can_advance_ivs_p.
- - - -
-
-
-
2022-09-29
liuhongt
New
[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.
[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.
- - - -
-
-
-
2022-09-26
liuhongt
New
[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.
[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.
- - - -
-
-
-
2022-09-23
liuhongt
New
[x86] Fix typo in floorv2sf2, should be register_operand for op1, not vector_operand.
[x86] Fix typo in floorv2sf2, should be register_operand for op1, not vector_operand.
- - - -
-
-
-
2022-09-22
liuhongt
New
Don't check can_vec_perm_const_p for nonlinear iv_init when it's constant.
Don't check can_vec_perm_const_p for nonlinear iv_init when it's constant.
- - - -
-
-
-
2022-09-20
liuhongt
New
Fix incorrect handle in vectorizable_induction for mixed induction type.
Fix incorrect handle in vectorizable_induction for mixed induction type.
- - - -
-
-
-
2022-09-20
liuhongt
New
Support 64-bit vectorization for single-precision floating rounding operation.
Support 64-bit vectorization for single-precision floating rounding operation.
- - - -
-
-
-
2022-09-20
liuhongt
New
[x86] Adjust issue_rate for latest Intel processors.
[x86] Adjust issue_rate for latest Intel processors.
- - - -
-
-
-
2022-09-16
liuhongt
New
[x86] Don't optimize cmp mem, 0 to load mem, reg + test reg, reg
[x86] Don't optimize cmp mem, 0 to load mem, reg + test reg, reg
- - - -
-
-
-
2022-09-16
liuhongt
New
Modernize ix86_builtin_vectorized_function with corresponding expanders.
Modernize ix86_builtin_vectorized_function with corresponding expanders.
- - - -
-
-
-
2022-09-16
liuhongt
New
[ICE] Check another epilog variable peeling case in vectorizable_nonlinear_induction.
[ICE] Check another epilog variable peeling case in vectorizable_nonlinear_induction.
- - - -
-
-
-
2022-09-14
liuhongt
New
Fix _mm512_cvt_roundps_ph to generate sae instruction.
Fix _mm512_cvt_roundps_ph to generate sae instruction.
- - - -
-
-
-
2022-09-05
liuhongt
New
[V2] Extend vectorizer to handle nonlinear induction for neg, mul/lshift/rshift with a constant.
[V2] Extend vectorizer to handle nonlinear induction for neg, mul/lshift/rshift with a constant.
- - - -
-
-
-
2022-08-29
liuhongt
New
Don't gimple fold ymm-version vblendvpd/vblendvps/vpblendvb w/o TARGET_AVX2
Don't gimple fold ymm-version vblendvpd/vblendvps/vpblendvb w/o TARGET_AVX2
- - - -
-
-
-
2022-08-24
liuhongt
New
[RFC:] Extend vectorizer to handle nonlinear induction for neg, mul/lshift/rshift with a constant.
[RFC:] Extend vectorizer to handle nonlinear induction for neg, mul/lshift/rshift with a constant.
- - - -
-
-
-
2022-08-04
liuhongt
New
Adjust testcase.
Adjust testcase.
- - - -
-
-
-
2022-07-22
liuhongt
New
[V3] Extend 16/32-bit vector bit_op patterns with (m, 0, i) alternative.
[V3] Extend 16/32-bit vector bit_op patterns with (m, 0, i) alternative.
- - - -
-
-
-
2022-07-21
liuhongt
New
Lower complex type move to enable vectorization for complex type load&store.
Lower complex type move to enable vectorization for complex type load&store.
- - - -
-
-
-
2022-07-20
liuhongt
New
Move pass_cse_sincos after vectorizer.
Move pass_cse_sincos after vectorizer.
- - - -
-
-
-
2022-07-20
liuhongt
New
[V2] Extend 16/32-bit vector bit_op patterns with (m, 0, i) alternative.
[V2] Extend 16/32-bit vector bit_op patterns with (m, 0, i) alternative.
- - - -
-
-
-
2022-07-19
liuhongt
New
[V2,RFC] Support vectorization for Complex type.
[V2,RFC] Support vectorization for Complex type.
- - - -
-
-
-
2022-07-18
liuhongt
New
Extend 16/32-bit vector bit_op patterns with (m, 0, i)(vertical) alternative.
Extend 16/32-bit vector bit_op patterns with (m, 0, i)(vertical) alternative.
- - - -
-
-
-
2022-07-18
liuhongt
New
Extend 64-bit vector bit_op patterns with ?r alternative
Extend 64-bit vector bit_op patterns with ?r alternative
- - - -
-
-
-
2022-07-14
liuhongt
New
[RFC] Support vectorization for Complex type.
[RFC] Support vectorization for Complex type.
- - - -
-
-
-
2022-07-11
liuhongt
New
Allocate general register(memory/immediate) for 16/32/64-bit vector bit_op patterns.
Allocate general register(memory/immediate) for 16/32/64-bit vector bit_op patterns.
- - - -
-
-
-
2022-07-11
liuhongt
New
Improve reg_or_subregno to return INVALID_REGNUM when the subreg of memory is processed.
Improve reg_or_subregno to return INVALID_REGNUM when the subreg of memory is processed.
- - - -
-
-
-
2022-06-23
liuhongt
New
[x86] Replace REGNO with reg_or_subregno in pre_reload splitter.
[x86] Replace REGNO with reg_or_subregno in pre_reload splitter.
- - - -
-
-
-
2022-06-20
liuhongt
New
Fix ICE in extract_insn, at recog.cc:2791
Fix ICE in extract_insn, at recog.cc:2791
- - - -
-
-
-
2022-06-14
liuhongt
New
Add optional __Bfloat16 support
Add optional __Bfloat16 support
- - - -
-
-
-
2022-06-10
liuhongt
New
Adjust testcase to avoid compile failure under -m32.
Adjust testcase to avoid compile failure under -m32.
- - - -
-
-
-
2022-06-08
liuhongt
New
Simplify (B * v + C) * D -> BD* v + CD when B, C, D are all INTEGER_CST.
Simplify (B * v + C) * D -> BD* v + CD when B, C, D are all INTEGER_CST.
- - - -
-
-
-
2022-06-07
liuhongt
New
Disparages SSE_REGS alternatives sligntly with ?v instead of *v in *mov{si, di}_internal.
Disparages SSE_REGS alternatives sligntly with ?v instead of *v in *mov{si, di}_internal.
- - - -
-
-
-
2022-06-07
liuhongt
New
Fix insn does not satisfy its constraints: sse2_lshrv1ti3
Fix insn does not satisfy its constraints: sse2_lshrv1ti3
- - - -
-
-
-
2022-06-07
liuhongt
New
Simplify (B * v + C) * D -> BD* v + CD when B, C, D are all INTEGER_CST.
Simplify (B * v + C) * D -> BD* v + CD when B, C, D are all INTEGER_CST.
- - - -
-
-
-
2022-06-02
liuhongt
New
Add a bit dislike for separate mem alternative when op is REG_P.
Add a bit dislike for separate mem alternative when op is REG_P.
- - - -
-
-
-
2022-05-25
liuhongt
New
Increase move cost between mask and gpr.
Increase move cost between mask and gpr.
- - - -
-
-
-
2022-05-20
liuhongt
New
[i386] recognize bzhi pattern when there's zero_extendsidi.
[i386] recognize bzhi pattern when there's zero_extendsidi.
- - - -
-
-
-
2022-05-17
liuhongt
New
Clamp vec_perm_expr index in simplify_bitfield_ref to avoid ICE.
Clamp vec_perm_expr index in simplify_bitfield_ref to avoid ICE.
- - - -
-
-
-
2022-05-16
liuhongt
New
[i386] Fix ICE caused by wrong condition.
[i386] Fix ICE caused by wrong condition.
- - - -
-
-
-
2022-05-13
liuhongt
New
[v2] Optimize vpermtiw/b to vpunpcklqdq for certain cases.
[v2] Optimize vpermtiw/b to vpunpcklqdq for certain cases.
- - - -
-
-
-
2022-05-13
liuhongt
New
Optimize vpermtiw/b to vpunpcklqdq for certain cases.
Optimize vpermtiw/b to vpunpcklqdq for certain cases.
- - - -
-
-
-
2022-05-13
liuhongt
New
Optimize vec_setv8{hi,hf}_0 + pmovzxbq to pmovzxbq.
Optimize vec_setv8{hi,hf}_0 + pmovzxbq to pmovzxbq.
- - - -
-
-
-
2022-05-09
liuhongt
New
[i386] Implement permutation with pslldq + psrldq + por when pshufb is not available.
[i386] Implement permutation with pslldq + psrldq + por when pshufb is not available.
- - - -
-
-
-
2022-05-09
liuhongt
New
[Middle-end] Enhance final_value_replacement_loop to handle bitwise induction.
[Middle-end] Enhance final_value_replacement_loop to handle bitwise induction.
- - - -
-
-
-
2022-05-09
liuhongt
New
[v2] Strip of a vector load which is only used partially.
[v2] Strip of a vector load which is only used partially.
- - - -
-
-
-
2022-05-09
liuhongt
New
[i386] Optimize movzwl + vmovd/vmovq to vmovw.
[i386] Optimize movzwl + vmovd/vmovq to vmovw.
- - - -
-
-
-
2022-05-09
liuhongt
New
Expand __builtin_memcmp_eq with ptest for OImode.
Expand __builtin_memcmp_eq with ptest for OImode.
- - - -
-
-
-
2022-05-07
liuhongt
New
Expand __builtin_memcmp_eq with ptest for OI/TImode.
Expand __builtin_memcmp_eq with ptest for OI/TImode.
- - - -
-
-
-
2022-05-05
liuhongt
New
«
1
2
3
4
…
6
7
»