Message ID | 20230620110137.5701-1-shubhrajyoti.datta@amd.com |
---|---|
State | Not Applicable, archived |
Headers | show |
Series | [v4] dt-bindings: clock: versal: Add versal-net compatible string | expand |
Context | Check | Description |
---|---|---|
robh/checkpatch | success | |
robh/patch-applied | success | |
robh/dtbs-check | warning | build log |
robh/dt-meta-schema | success |
On 20/06/2023 13:01, Shubhrajyoti Datta wrote: > Add dt-binding documentation for Versal NET platforms. > Versal Net is a new AMD/Xilinx SoC. > > The SoC and its architecture is based on the Versal ACAP device. > The Versal Net device includes more security features in the > platform management controller (PMC) and increases the number of > CPUs in the application processing unit (APU) and the real-time > processing unit (RPU). > > Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@xilinx.com> > Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
Quoting Shubhrajyoti Datta (2023-06-20 04:01:37) > Add dt-binding documentation for Versal NET platforms. > Versal Net is a new AMD/Xilinx SoC. > > The SoC and its architecture is based on the Versal ACAP device. > The Versal Net device includes more security features in the > platform management controller (PMC) and increases the number of > CPUs in the application processing unit (APU) and the real-time > processing unit (RPU). > > Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@xilinx.com> > Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com> > > --- Applied to clk-next
diff --git a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml index 229af98b1d30..b90aa064a6d3 100644 --- a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml +++ b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml @@ -20,7 +20,12 @@ select: false properties: compatible: - const: xlnx,versal-clk + oneOf: + - const: xlnx,versal-clk + - items: + - enum: + - xlnx,versal-net-clk + - const: xlnx,versal-clk "#clock-cells": const: 1