From patchwork Tue May 29 17:04:33 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?b?Q2zDqW1lbnQgUMOpcm9u?= X-Patchwork-Id: 922249 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="fojDLCfr"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 40wKq500l5z9s1R for ; Wed, 30 May 2018 03:05:20 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965202AbeE2RFS (ORCPT ); Tue, 29 May 2018 13:05:18 -0400 Received: from mail-wr0-f195.google.com ([209.85.128.195]:37206 "EHLO mail-wr0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S936821AbeE2RFR (ORCPT ); Tue, 29 May 2018 13:05:17 -0400 Received: by mail-wr0-f195.google.com with SMTP id i12-v6so26775305wrc.4; Tue, 29 May 2018 10:05:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=AbSaZx6H7qWjg0gQJSsBgx3giOLrrYjadWwPnG7RYdY=; b=fojDLCfrXzWKoG8xtiBlKmWcdbyxfZH35F2CoeQfDr7e54bPRhqu/fd9cQoI/ZFkww uGGxXstkkYJAVGqhNZhn9+evKTUJYz7z+asFhWzZa8H7FKcaokQWT07SZ2SBisXYP6c1 CaBEbpUYtFWn7D9Er0f3FxT6AOKsS6gyNtHHC5kxSJ+N6E8xwjhJF2CvH/2518UUQmjy GaAEtdhUqkNmxOjooDfzMRHBv4LrAOR13W6Wd1BpuYpV4b7Uy4H057dfgYrhke1iELjB CworQyr2QjvHOUeH+NMYfkEqbdsj3RTQI4wuiFTy6aCdfUuumsc0+8alHjhzS+xLsJrc s8dA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=AbSaZx6H7qWjg0gQJSsBgx3giOLrrYjadWwPnG7RYdY=; b=nVNrFw/cs0JZXrsFQkMdlKROa363PQNmumtlFbQf+pdMbCpCrwSG6UcidHpJUSCVmL 2Xj3BezbSJdFrQdwghO6FSmuWbOW3oCKUn3wh7CjuFDB8YnWKK8JGVZYhkjxYl01TjR2 b14syRlJi0fpvqGG8+4qA3i4puQmxzHz1BgTfn+FONtU7hLzKxRaCkB7HCHc0pyML2Of VPQthvVoR24XrW1QOzTvLaHg2mfPDiTLT0xqYcwHupKMGNsEpNsFrJzjow9NEUtbWk7Y SJ+TyxCWNWqbMNZRpknv/10MhCY+CMTfr5+6OrhiGb9a8ircerrFg0vpK1a81qQNmsuB gKxg== X-Gm-Message-State: ALKqPwd6sVar98dSr2xZkvnVHulSVQz5dvgz8jGoXvfdwK9yJFRTn9Yo zvoHtc3qHnh8JEuU1URPkfY= X-Google-Smtp-Source: AB8JxZqEGywlSa8y/mM26XunXOHc3bmQgl8ZrHJ5ArXDphHIAwqyZsDw21ighf2vKosl3gESde2t+g== X-Received: by 2002:adf:9162:: with SMTP id j89-v6mr14189825wrj.196.1527613515918; Tue, 29 May 2018 10:05:15 -0700 (PDT) Received: from cperon-Latitude-7490.devialet.com (static-css-csd-151233.business.bouyguestelecom.com. [176.162.151.233]) by smtp.gmail.com with ESMTPSA id s132-v6sm2487384wmf.5.2018.05.29.10.05.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 29 May 2018 10:05:15 -0700 (PDT) From: =?utf-8?b?Q2zDqW1lbnQgUMOpcm9u?= To: Colin Didier , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org Cc: Fabio Estevam , Vladimir Zapolskiy , Sascha Hauer , Rob Herring , NXP Linux Team , Pengutronix Kernel Team , =?utf-8?q?Cl=C3=A9ment_Peron?= Subject: [PATCH v3 2/5] clk: imx6: add EPIT clock support Date: Tue, 29 May 2018 19:04:33 +0200 Message-Id: <20180529170436.22711-3-peron.clem@gmail.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180529170436.22711-1-peron.clem@gmail.com> References: <20180529170436.22711-1-peron.clem@gmail.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Colin Didier Add EPIT clock support to the i.MX6Q clocking infrastructure. Signed-off-by: Colin Didier Signed-off-by: Clément Peron Reviewed-by: Fabio Estevam --- drivers/clk/imx/clk-imx6q.c | 2 ++ include/dt-bindings/clock/imx6qdl-clock.h | 4 +++- 2 files changed, 5 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx6q.c b/drivers/clk/imx/clk-imx6q.c index 8d518ad5dc13..b9ea7037e193 100644 --- a/drivers/clk/imx/clk-imx6q.c +++ b/drivers/clk/imx/clk-imx6q.c @@ -753,6 +753,8 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node) else clk[IMX6Q_CLK_ECSPI5] = imx_clk_gate2("ecspi5", "ecspi_root", base + 0x6c, 8); clk[IMX6QDL_CLK_ENET] = imx_clk_gate2("enet", "ipg", base + 0x6c, 10); + clk[IMX6QDL_CLK_EPIT1] = imx_clk_gate2("epit1", "ipg", base + 0x6c, 12); + clk[IMX6QDL_CLK_EPIT2] = imx_clk_gate2("epit2", "ipg", base + 0x6c, 14); clk[IMX6QDL_CLK_ESAI_EXTAL] = imx_clk_gate2_shared("esai_extal", "esai_podf", base + 0x6c, 16, &share_count_esai); clk[IMX6QDL_CLK_ESAI_IPG] = imx_clk_gate2_shared("esai_ipg", "ahb", base + 0x6c, 16, &share_count_esai); clk[IMX6QDL_CLK_ESAI_MEM] = imx_clk_gate2_shared("esai_mem", "ahb", base + 0x6c, 16, &share_count_esai); diff --git a/include/dt-bindings/clock/imx6qdl-clock.h b/include/dt-bindings/clock/imx6qdl-clock.h index da59fd9cdb5e..7ad171b8f3bf 100644 --- a/include/dt-bindings/clock/imx6qdl-clock.h +++ b/include/dt-bindings/clock/imx6qdl-clock.h @@ -271,6 +271,8 @@ #define IMX6QDL_CLK_PRE_AXI 258 #define IMX6QDL_CLK_MLB_SEL 259 #define IMX6QDL_CLK_MLB_PODF 260 -#define IMX6QDL_CLK_END 261 +#define IMX6QDL_CLK_EPIT1 261 +#define IMX6QDL_CLK_EPIT2 262 +#define IMX6QDL_CLK_END 263 #endif /* __DT_BINDINGS_CLOCK_IMX6QDL_H */