From patchwork Wed May 10 11:27:11 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christian Lamparter X-Patchwork-Id: 760548 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3wNDVJ3BvJz9s7C for ; Wed, 10 May 2017 21:27:20 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=googlemail.com header.i=@googlemail.com header.b="kJ4+YXZn"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752414AbdEJL1R (ORCPT ); Wed, 10 May 2017 07:27:17 -0400 Received: from mail-wr0-f195.google.com ([209.85.128.195]:36850 "EHLO mail-wr0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751593AbdEJL1P (ORCPT ); Wed, 10 May 2017 07:27:15 -0400 Received: by mail-wr0-f195.google.com with SMTP id v42so7555476wrc.3; Wed, 10 May 2017 04:27:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=0kQAf+OeZpzP9TwRN9z4A/60wqtIrD3wyjNm6Y55hI0=; b=kJ4+YXZna1IqOfe6F6AwQBU/0LRzJtRcWf6g+CLdPkKtsBd7YvW0uVp7q25UjEwZ4U rMDwrQd5ThDMRr6cmrPo8S15Uk+0BNlIow5SfBE57Q87o+NcJqfQTeuvw8Nwk5YKXRcY Go/zA88lqu7ueUn6IfAtYUYZS9VH3BmzVSkQUVz2NMDGSCdikKKWjV1jFlwAxdjTcHdy IH7dlC9e+mkHzsL6t7ZE3T+B+ioHg5rSX1Ghfk7XBzR68ISZ6y07k0EJj/OVQW4aBNEK 0LIvv9q4UCM10he7PFs+eEtS8B7zHSUan/vFvTSuS4eRWKUnrHJUsX/a6B5VSRVllc0i xYcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=0kQAf+OeZpzP9TwRN9z4A/60wqtIrD3wyjNm6Y55hI0=; b=lb/SDwqK4HjCqVEFwhre2g8YzOvQpc1AFXDHawkCIxcXFvofGe4BPJpLNJmY9ArRGr +97c0cehtjjjWCemORH1nFtPIVA+648ibhgxUhrer0jmpePUmhq9J+TKtGEpg/XEV8Wk rJ9K59jbp/BMam8n5gCq8UeoK9rjG+NooTUIuCE0V38EvAf8BRtYgyWxbBS1uIjEXUQ5 X2cZszg5MxgL6ZtjwI5s7Cug/bunsR8s8kRbVpJV85e/LFstxXGQ98qPHiCdfCB3cD9r lFu7SVtHYIvFkpxq/+YhZhs132B6cwKqEktZSWeQCyK1vKWTh5nE20gtUS9D6W6cFpo9 CxxQ== X-Gm-Message-State: AODbwcCDCP7IJKv3xSpPJqtEsleUNDTgAe2Uv29SyhZxQ6JcCzmHNUXX vZCiKUpLBtMc+Q== X-Received: by 10.223.136.227 with SMTP id g32mr3622005wrg.58.1494415634243; Wed, 10 May 2017 04:27:14 -0700 (PDT) Received: from debian64.daheim (p200300D5FBC291FCD63D7EFFFEBDE96E.dip0.t-ipconnect.de. [2003:d5:fbc2:91fc:d63d:7eff:febd:e96e]) by smtp.gmail.com with ESMTPSA id l7sm3372623wrc.52.2017.05.10.04.27.12 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 10 May 2017 04:27:13 -0700 (PDT) Received: from chuck by debian64.daheim with local (Exim 4.89) (envelope-from ) id 1d8Plw-0003qX-3V; Wed, 10 May 2017 13:27:12 +0200 From: Christian Lamparter To: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org Cc: Linus Walleij , Rob Herring , Mark Rutland , Varadarajan Narayanan , Bjorn Andersson , Ram Chandra Jangir , John Crispin Subject: [PATCH 1/2] pinctrl: qcom: ipq4019: add most other IPQ4019 pin functions and groups Date: Wed, 10 May 2017 13:27:11 +0200 Message-Id: <20170510112712.14744-1-chunkeey@googlemail.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds the remaining pin functions and mux groups. It also fixes a typo in the existing binding document. Cc: Varadarajan Narayanan Cc: Bjorn Andersson Cc: Ram Chandra Jangir Cc: John Crispin Signed-off-by: Christian Lamparter --- Note: These definitions were present in the original submission The DT patch was acked by Rob Herring back then. However, I'm not sure if this is still valid or not. @Rob, can you please comment? Thanks. (Link to Matthew McLintock's v3 that was merged) --- .../bindings/pinctrl/qcom,ipq4019-pinctrl.txt | 36 ++++++++++++++++++++-- 1 file changed, 34 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,ipq4019-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/qcom,ipq4019-pinctrl.txt index cfb8500dd56b..4b1c583c51e9 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,ipq4019-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/qcom,ipq4019-pinctrl.txt @@ -39,7 +39,7 @@ information about e.g. the mux function. The following generic properties as defined in pinctrl-bindings.txt are valid to specify in a pin configuration subnode: - pins, function, bias-disable, bias-pull-down, bias-pull,up, drive-strength. + pins, function, bias-disable, bias-pull-down, bias-pull-up, drive-strength. Non-empty subnodes must specify the 'pins' property. Note that not all properties are valid for all pins. @@ -50,7 +50,39 @@ Valid values for qcom,pins are: Supports mux, bias and drive-strength Valid values for qcom,function are: -gpio, blsp_uart1, blsp_i2c0, blsp_i2c1, blsp_uart0, blsp_spi1, blsp_spi0 +gpio, blsp_uart1, blsp_i2c0, blsp_i2c1, blsp_uart0, blsp_spi1, blsp_spi0, +atest_char, atest_char0, atest_char1, atest_char2, atest_char3, +audio_pwm0, audio_pwm1, audio_pwm2, audio_pwm3, aud_pin, +boot2, boot4, boot5, boot7, boot8, boot9, boot11, boot14, boot18, boot19, boot20, +chip_rst, dbg_out, mdc, mdio0, mdio1, pcie_clk, pcie_clk1, +i2s_rx_bclk, i2s_rxd, i2s_rx_fsync, i2s_rx_mclk, i2s_spdif_in, i2s_spdif_out, +i2s_td1, i2s_td2, i2s_td3, i2s_tx_bclk, i2s_tx_fsync, i2s_tx_mclk, +jtag_rst, jtag_tck, jtag_tdi, jtag_tdo, jtag_tms, jtag_trst, +led0, led1, led2, led3, led4, led5, led6, led7, led8, led9, led10, led11, +qdss_cti_trig_out_a0, qdss_cti_trig_out_b0, qdss_traceclk_a, +qdss_tracectl_a, qdss_tracedata_a, pmu0, pmu1, prng_rosc, +qpic_pad, qpic_pad0, qpic_pad1, qpic_pad2, qpic_pad3, +qpic_pad4, qpic_pad5, qpic_pad6, qpic_pad7, qpic_pad8, +rgmii0, rgmii1, rgmii2, rgmii3, rgmii_rx, rgmii_rxc, rgmii_tx, rgmii_txc, +rmii00, rmii01, rmii0_dv, rmii0_refclk, rmii0_rx, rmii0_tx, +rmii10, rmii11, rmii1_dv, rmii1_refclk, rmii1_rx, rmii1_tx, +sdio0, sdio1, sdio2, sdio3, sdio4, sdio5, sdio6, sdio7, sdio_cd, +sdio_clk, sdio_cmd, smart0, smart1, smart2, smart3, +tm0, tm1, tm2, tm3, tm4, tm5, tm6, tm7, tm8, tm9, tm_ack, tm_clk0, +wcss0_dbg, wcss0_dbg4, wcss0_dbg5, wcss0_dbg6, wcss0_dbg7, wcss0_dbg8, +wcss0_dbg9, wcss0_dbg10, wcss0_dbg11, wcss0_dbg12, wcss0_dbg14, wcss0_dbg15, +wcss0_dbg16, wcss0_dbg17, wcss0_dbg18, wcss0_dbg19, wcss0_dbg20, wcss0_dbg21, +wcss0_dbg22, wcss0_dbg23, wcss0_dbg24, wcss0_dbg25, wcss0_dbg26, wcss0_dbg27, +wcss0_dbg28, wcss0_dbg29, wcss0_dbg30, wcss0_dbg31, +wcss1_dbg, wcss1_dbg7, wcss1_dbg8, wcss1_dbg9, wcss1_dbg10, wcss1_dbg11, +wcss1_dbg12, wcss1_dbg16, wcss1_dbg17, wcss1_dbg18, wcss1_dbg19, wcss1_dbg20, +wcss1_dbg21, wcss1_dbg22, wcss1_dbg23, wcss1_dbg24, wcss1_dbg25, wcss1_dbg26, +wcss1_dbg27, wcss1_dbg28, wcss1_dbg29, wcss1_dbg30, wcss1_dbg31, +wifi00, wifi01, wifi02, wifi03, wifi04, wifi034, wifi0_cal, wifi0_rfsilient0, +wifi0_rfsilient1, wifi0_uart, wifi0_uart0, wifi0_uart1, wifi0_wci, +wifi10, wifi11, wifi12, wifi13, wifi14, wifi134, wifi1_cal, wifi1_rfsilient0, +wifi1_rfsilient1, wifi1_uart, wifi1_uart0, wifi1_uart1, wifi1_wci, +wifi_wci0, wifi_wci1 Example: