From patchwork Mon May 1 12:45:03 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Corentin Labbe X-Patchwork-Id: 757152 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3wGklf57gfz9s1h for ; Mon, 1 May 2017 22:49:50 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="HJShda8s"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1424799AbdEAMs2 (ORCPT ); Mon, 1 May 2017 08:48:28 -0400 Received: from mail-wr0-f193.google.com ([209.85.128.193]:34478 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1424065AbdEAMsM (ORCPT ); Mon, 1 May 2017 08:48:12 -0400 Received: by mail-wr0-f193.google.com with SMTP id 6so13735572wrb.1; Mon, 01 May 2017 05:48:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=yd+WPNIq/Sr28xKySND1is5rRoJY96QH1qSUCziffz4=; b=HJShda8sUS0z18T9IkPBZ93DoXhPg9TDw8kjzgbbenFzGiEIvCIyeiuMk13YxoNKK8 UYgtbSCr0HPzswSxCFinbQ7womRKjq98/8h9aKfZgFWGmoV7lG7sg5jeXh6bTmrpEMHu R4W0jtry97zT99Obw9ohD7UkUOp0fbHCWVLLd50qpOuXACdkFb2B/lp4AF9Sl/f8kdH5 jvJ94P+0tK4o91bgDFTggOz0YupJw+3HPUyZUT8a9fWDR1FqyJ/wxnkytXrC0SoWoQ6M Z1E2ZvSbBucmRpnT4aaH0t04rcvWd+YrpX7nF5ec9JiI0NCJuOAA3/jl6fsGoghGreF0 oUxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=yd+WPNIq/Sr28xKySND1is5rRoJY96QH1qSUCziffz4=; b=Q9SFeQFC0A3Nka+gVEyyLexmcqjgWGyr+P1KcX1K9dg0tqzaeIiVyoyX+kLfeJ2FTP pR1niaSrH+/qgCJ6gqSUaBlSxV3CCl46AT0tpBqqPxC5qeCa5dL904r4laXnbH4DiE4b 0Uc6aBgKgIuValF2zTthq7dZ6eKLJj7vteaZj121NuzZEc/tGO6W6IZrKEmHI1yZfpa2 nXzL3nbu+sORjfax+fsz4F1pWKmA1nVY3HO+Cl4uW5V8cyZXkE22dEk30Xu5WAj9KoNy grpIr+5tMLGRr2aPJzHEMoPde3A5f7fIpwqDBN9zLTGIwXv2/S6i36wcbHGboFokHNxV 9soA== X-Gm-Message-State: AN3rC/7bF5NtONQDl2JUbeqFTImlWa/GgnTb5A+hfhVDnxM54W6Z4TzX U6fiINcxtzY3yQ== X-Received: by 10.223.163.91 with SMTP id d27mr18663058wrb.27.1493642890115; Mon, 01 May 2017 05:48:10 -0700 (PDT) Received: from Red.local (LFbn-1-7035-57.w90-116.abo.wanadoo.fr. [90.116.208.57]) by smtp.googlemail.com with ESMTPSA id 4sm3364514wrv.33.2017.05.01.05.48.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 01 May 2017 05:48:09 -0700 (PDT) From: Corentin Labbe To: robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, catalin.marinas@arm.com, will.deacon@arm.com, peppe.cavallaro@st.com, alexandre.torgue@st.com Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Corentin Labbe Subject: [PATCH v5 03/20] dt-bindings: net: Add DT bindings documentation for Allwinner dwmac-sun8i Date: Mon, 1 May 2017 14:45:03 +0200 Message-Id: <20170501124520.3769-4-clabbe.montjoie@gmail.com> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170501124520.3769-1-clabbe.montjoie@gmail.com> References: <20170501124520.3769-1-clabbe.montjoie@gmail.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds documentation for Device-Tree bindings for the Allwinner dwmac-sun8i driver. Signed-off-by: Corentin Labbe Acked-by: Rob Herring --- .../devicetree/bindings/net/dwmac-sun8i.txt | 77 ++++++++++++++++++++++ 1 file changed, 77 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/dwmac-sun8i.txt diff --git a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt new file mode 100644 index 0000000..05cd067 --- /dev/null +++ b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt @@ -0,0 +1,77 @@ +* Allwinner sun8i GMAC ethernet controller + +This device is a platform glue layer for stmmac. +Please see stmmac.txt for the other unchanged properties. + +Required properties: +- compatible: should be one of the following string: + "allwinner,sun8i-a83t-emac" + "allwinner,sun8i-h3-emac" + "allwinner,sun50i-a64-emac" +- reg: address and length of the register for the device. +- interrupts: interrupt for the device +- interrupt-names: should be "macirq" +- clocks: A phandle to the reference clock for this device +- clock-names: should be "stmmaceth" +- resets: A phandle to the reset control for this device +- reset-names: should be "stmmaceth" +- phy-mode: See ethernet.txt +- phy-handle: See ethernet.txt +- #address-cells: shall be 1 +- #size-cells: shall be 0 +- syscon: A phandle to the syscon of the SoC with one of the following + compatible string: + - allwinner,sun8i-h3-system-controller + - allwinner,sun50i-a64-system-controller + - allwinner,sun8i-a83t-system-controller + +Optional properties: +- allwinner,tx-delay-ps: TX clock delay chain value in ps. Range value is 0-700. Default is 0) +- allwinner,rx-delay-ps: RX clock delay chain value in ps. Range value is 0-3100. Default is 0) +Both delay properties need to be a multiple of 100. + +Optional properties for "allwinner,sun8i-h3-emac": +- allwinner,leds-active-low: EPHY LEDs are active low + +Required child node of emac: +- mdio bus node: should be named mdio + +Required properties of the mdio node: +- #address-cells: shall be 1 +- #size-cells: shall be 0 + +The device node referenced by "phy" or "phy-handle" should be a child node +of the mdio node. See phy.txt for the generic PHY bindings. + +Required properties of the phy node with "allwinner,sun8i-h3-emac": +- clocks: a phandle to the reference clock for the EPHY +- resets: a phandle to the reset control for the EPHY + +Example: + +emac: ethernet@1c0b000 { + compatible = "allwinner,sun8i-h3-emac"; + syscon = <&syscon>; + reg = <0x01c0b000 0x104>; + interrupts = ; + interrupt-names = "macirq"; + resets = <&ccu RST_BUS_EMAC>; + reset-names = "stmmaceth"; + clocks = <&ccu CLK_BUS_EMAC>; + clock-names = "stmmaceth"; + #address-cells = <1>; + #size-cells = <0>; + + phy = <&int_mii_phy>; + phy-mode = "mii"; + allwinner,leds-active-low; + mdio: mdio { + #address-cells = <1>; + #size-cells = <0>; + int_mii_phy: ethernet-phy@1 { + reg = <1>; + clocks = <&ccu CLK_BUS_EPHY>; + resets = <&ccu RST_BUS_EPHY>; + }; + }; +};